- 您现在的位置：买卖IC网 > PDF目录4056 > XPC8240LVV200E (Freescale Semiconductor)IC MPU INTEGRATED 200MHZ 352TBGA PDF资料下载
参数资料
| 型号： | XPC8240LVV200E |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 41/52页 |
| 文件大小： | 0K |
| 描述： | IC MPU INTEGRATED 200MHZ 352TBGA |
| 标准包装： | 24 |
| 系列： | MPC82xx |
| 处理器类型： | 32-位 MPC82xx PowerQUICC II |
| 速度： | 200MHz |
| 电压： | 2.5V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 352-LBGA |
| 供应商设备封装： | 352-TBGA（35x35） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
46
MPC8240 Integrated Processor Hardware Specifications
Document Revision History
0.3
Removed “PowerPC Platform compliant” from first sentence on cover sheet.
Changed PCI 2.1—’compatible’ to ‘compliant’ in Section 1.2.
Updated Table 5 and its notes with preliminary power-consumption information.
Updated Table 6, removing 266 MHz frequency information.
Made corrections to Table 7.
Items 5a and 5b were changed to correct values for 66-MHz PCI_SYNC_IN.
OSC_IN Frequency Stability spec from 1000 to 100 ppm.
Table 9:
Changed item 12b1 from 8.0 to 7.0 ns.
Added item 12b3, Output Valid for ROM accesses.
Table 11, item 2, “KAHLUA” terminology replaced with MPC8240.
Added EPIC Serial Interrupt Timing Section with two new figures, causing cross-references to
subsequent figures to be updated.
Updated formatting of pin out in Table 17.
Modified notes section in Table 17:
Split Note 3 into new Notes 3 and 12. Notes 3, 5, and 7 cover internal pull-up resistors active only
during the reset state. Note 12 covers internal pull-up resistors enabled at all times.
Note 11 has been revised.
Added Note 10 to SDA and SCL signals for consistency with theMPC8240 User’s Manual.
Added Note 10 to SMI and TBEN; inputs that should have pull-ups and for consistency with reference
designs.
Added Note 10 to SRESET and CHKSTOP_IN for consistency with Figure 23 (COP Connector)
Added Notes 13 and 14 for output valid specifications dependent upon memory mode.
Added Note 15 for pins affected by programmable PCI output valid and hold time.
Added Notes 16 –18 relating to open drain pins.
Figure 18:
Revised 200-MHz column to reflect PCI_SYNC_IN 66-MHz upper limit.
Refs 1E and 1F not usable entries made to match others in the table.
Revised Notes 4 and 5 changing OSC_IN to PCI_SYNC_IN.
Removed 266-MHz column.
Removed Ref 0x06 for dual PLL bypass mode; added it to reserved list in Note 3.
Revised Note 4 describing PLL bypass mode.
Added missing cross-reference in Section 1.7.2 and corrected Schottky reference to the 1N5820 diodes.
Added Section 1.7.2 on power supply sizing.
Modified internal pull-up resistor list in Section 1.7.5 to be consistent with Notes of Table 17; added reset
configuration pin pull-down resistor value recommendation.
Modified Figure 23, COP connector diagram:
Reversed direction of CKSTP_IN arrow to show it going in.
Added a pull-up resistor on TRST.
Changed R-spec device’s VDD range from 2.5–2.625 V to 2.5–2.75 V.
0.4
Modified DLL Lock Range with DLL_EXTEND = 1 equation in Table 7 from 0
≤ (NT
clk/2 – tloop – tfix0) ≤ 7
to 0
≤(NT
clk – Tclk/2 – tloop – tfix0) ≤ 7.
Modified Figure 5 to only show Tloop up to 15 ns, not practical to implement Tloop beyond 15 ns.
Modified DL[0:31] and DH[0:31] signal names to MDL[0:31] and MDH[0:31], respectively, in Table 17 to
be consistent with the Tundra Tsi107 PowerPC host bridge data bus naming convention.
Several active low signal names in Table 17 inadvertently had the overline formatting removed during the
final edit process of the previous revision. The signals are shown correctly with overlines in this version.
Signals affected were: DEVSEL, FRAME, LOCK, PERR, SERR, STOP, TRDY, INTA, FOE, RCS0, RCS1,
SDRAS, SDCAS, WE, AS, HRST_CTRL, HRST_CPU, MCP, SMI, SRESET, CHKSTOP_IN, and MIV.
Table 19. Document Revision History (continued)
Revision
Number
Substantive Change(s)
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相关PDF资料 |
PDF描述 |
|---|---|
| MPC8360CZUAJDGA | IC MPU POWERQUICC II PRO 740TBGA |
| MPC8360CVVAJDGA | IC MPU POWERQUICC II PRO 740TBGA |
| MPC862TCZQ50B | IC MPU PWRQUICC 80MHZ 357-PBGA |
| MPC862TCVR50B | IC MPU POWERQUICC 50MHZ 357PBGA |
| XCS20-4TQ144C | IC FPGA 5V C-TEMP 144-TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XPC8240LZU200C | 制造商:Freescale Semiconductor 功能描述: |
| XPC8240LZU200E | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| XPC8240RVV250 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Modified voltage specifications to achieve 250 MHz |
| XPC8240RVV250E | 功能描述:微处理器 - MPU INTEGRATED HOST PROC RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324 |
| XPC8240RZU250 | 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Modified voltage specifications to achieve 250 MHz |
发布紧急采购，3分钟左右您将得到回复。