参数资料
| 型号： | XR16L2752CJTR-F |
| 厂商： | Exar Corporation |
| 文件页数： | 47/49页 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 64B DUAL 44PLCC |
| 标准包装： | 500 |
| 特点： | * |
| 通道数： | 2，DUART |
| FIFO's： | 64 字节 |
| 规程： | RS232，RS485 |
| 电源电压： | 2.25 V ~ 5.5 V |
| 带自动流量控制功能： | 是 |
| 带IrDA 编码器/解码器： | 是 |
| 带故障启动位检测功能： | 是 |
| 带调制解调器控制功能： | 是 |
| 带CMOS： | 是 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.59x16.59） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页
xr
XR16L2752
REV. 1.2.1
2.25V TO 5.5V DUART WITH 64-BYTE FIFO
7
2.0 FUNCTIONAL DESCRIPTIONS
2.1
CPU Interface
The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and
write transactions. The 2752 data interface supports the Intel compatible types of CPUs and it is compatible to
the industry standard 16C550 UART. No clock (oscillator nor external clock) is required to operate a data bus
transaction. Each bus cycle is asynchronous using CS#, IOR# and IOW# signals. Both UART channels share
the same data bus for host operations. The data bus interconnections are shown in Figure 3
2.2
5-Volt Tolerant Inputs
The 2752 can accept up to 5V inputs even when operating at 3.3V or 2.5V. But note that if the 2752 is
operating at 2.5V, its VOH may not be high enough to meet the requirements of the VIH of a CPU or a serial
transceiver that is operating at 5V. Caution: XTAL1 is not 5 volt tolerant.
2.3
Device Reset
The RESET input resets the internal registers and the serial interface outputs in both channels to their default
state (see Table 16). An active high pulse of longer than 40 ns duration will be required to activate the reset
function in the device.
2.4
Device Identification and Revision
The XR16L2752 provides a Device Identification code and a Device Revision code to distinguish the part from
other devices and revisions. To read the identification code from the part, it is required to set the baud rate
generator registers DLL and DLM both to 0x00. Now reading the content of the DLM will provide 0x0A for the
XR16L2752 and reading the content of DLL will provide the revision of the part; for example, a reading of 0x01
means revision A.
2.5
Channel A and B Selection
The UART provides the user with the capability to bi-directionally transfer information between an external
CPU and an external serial communication device. A logic 0 on chip select pin (CS#) allows the user to select
the UART and then using the channel select (CHSEL) pin, the user can select channel A or B to configure,
send transmit data and/or unload receive data to/from the UART. Individual channel select functions are shown
in Table 1.
FIGURE 3. XR16L2750 DATA BUS INTERCONNECTIONS
VC C
(O P 2 A # )
DS RA #
CT S A #
RT S A #
DT RA #
RX A
TX A
RIA #
CDA #
(O P2 B# )
DS RB #
CT S B #
RT S B #
DT RB #
RX B
TX B
RIB #
CD B #
GN D
A0
A1
A2
UA RT _ C S #
UA RT _ CHS E L
IO R #
IO W #
D0
D1
D2
D3
D4
D5
D6
D7
A0
A1
A2
CS #
CHS E L
D0
D1
D2
D3
D4
D5
D6
D7
IO R #
IO W #
UA RT
C h an ne l A
UA RT
C h an ne l B
UA RT _ INT B
UA RT _ INT A
IN T B
IN T A
(R XR D YA# )
TXR D YA#
(R XR D YA# )
T X R D YA#
(R XR D YB# )
TXR D YB#
(R XR D YB# )
T X R D YB#
UA RT _ R E S E T
RE S E T
S e ria l In te rfa c e o f
RS -2 3 2 , RS -4 8 5
S e ria l In te rfa c e o f
RS -2 3 2 , RS -4 8 5
27 50 in t
(B A UDO UT B # )
(B A UDO UT A # )
P ins in p a re nthe s e s be c o m e availa b le th ro u g h th e M F # p in . M F # A /B b e com e s R X R D Y # A /B w h en A F R [2:1] = '1 0 '. M F # A /B be c o m e s O P 2 # A /B
w h en A F R [2:1] = '0 0 '. M F # A /B be c o m e s B A U D O U T # A /B w h en A F R [1:0] = '0 1 '.
相关PDF资料 |
PDF描述 |
|---|---|
| ST16C650AIQ48TR-F | IC UART FIFO 32B 48TQFP |
| ST16C552ACJ68TR-F | IC UART FIFO 16B DUAL 68PLCC |
| ST16C650ACJ44TR-F | IC UART FIFO 32B 44PLCC |
| XR16V2552IL-F | IC UART FIFO 16B DUAL 32QFN |
| XR16L2552IM-F | IC UART FIFO 16B DUAL 48TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XR16L2752IJ | 制造商:EXAR 制造商全称:EXAR 功能描述:2.25V TO 5.5V DUART WITH 64-BYTE FIFO |
| XR16L2752IJ-F | 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel |
| XR16L2752IJTR-F | 制造商:Exar Corporation 功能描述:XR16L2752 Series 6.25 Mbps 5.5 V Dual UART With 64-Byte FIFO - PLCC-44 |
| XR16L570 | 制造商:EXAR 制造商全称:EXAR 功能描述:SMALLEST 1.62V TO 5.5V UART WITH 16-BYTE FIFO AND POWERSAVE |
| XR16L570_07 | 制造商:EXAR 制造商全称:EXAR 功能描述:SMALLEST 1.62V TO 5.5V UART WITH 16-BYTE FIFO AND POWERSAVE |
发布紧急采购，3分钟左右您将得到回复。