参数资料
型号: XR16M554IJ-0B-EVB
厂商: Exar Corporation
文件页数: 4/46页
文件大小: 0K
描述: EVAL BOARD FOR XR16M554-B 68PLCC
标准包装: 1
系列: *
XR16M554/554D
12
1.62V TO 3.63V QUAD UART WITH 16-BYTE FIFO
REV. 1.0.0
2.4
Channels A-D Internal Registers
Each UART channel in the M554 has a set of enhanced registers for controlling, monitoring and data loading
and unloading. The configuration register set is compatible to those already available in the standard single
16C550. These registers function as data holding registers (THR/RHR), interrupt status and control registers
(ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/LCR), modem status
and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/DLM), and a user
accessible scratchpad register (SPR). All the register functions are discussed in full detail later in “Section 3.0,
2.5
INT Ouputs for Channels A-D
The interrupt outputs change according to the operating mode and enhanced features setup. Table 3 and 4
summarize the operating behavior for the transmitter and receiver. Also see Figure 18 through 23.
2.6
DMA Mode
The device does not support direct memory access. The DMA Mode (a legacy term) in this document does not
mean “direct memory access” but refers to data block transfer operation. The DMA mode affects the state of
the RXRDY# A-D and TXRDY# A-D output pins. The transmit and receive FIFO trigger levels provide
additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the
transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit
and receive FIFO in the DMA mode (FCR bit-3 = 1). When the transmit and receive FIFOs are enabled and the
DMA mode is disabled (FCR bit-3 = 0), the M554 is placed in single-character mode for data transmit or
receive operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode
operation by loading or unloading the FIFO in a block sequence determined by the programmed trigger level.
The following table show their behavior. Also see Figure 18 through 23.
TABLE 3: INT PIN OPERATION FOR TRANSMITTER FOR CHANNELS A-D
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1 (FIFO ENABLED)
FCR Bit-3 = 0
(DMA Mode Disabled)
FCR Bit-3 = 1
(DMA Mode Enabled)
INT Pin
LOW = a byte in THR
HIGH = THR empty
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or
FIFO empty
LOW = FIFO above trigger level
HIGH = FIFO below trigger level or
FIFO empty
TABLE 4: INT PIN OPERATION FOR RECEIVER FOR CHANNELS A-D
FCR BIT-0 = 0
(FIFO DISABLED)
FCR BIT-0 = 1 (FIFO ENABLED)
FCR Bit-3 = 0
(DMA Mode Disabled)
FCR Bit-3 = 1
(DMA Mode Enabled)
INT Pin
LOW = no data
HIGH = 1 byte
LOW = FIFO below trigger level
HIGH = FIFO above trigger level
LOW = FIFO below trigger level
HIGH = FIFO above trigger level
相关PDF资料
PDF描述
M1AXK-1640K IDC CABLE - MSC16K/MC16F/X
XR16M554IJ-0A-EVB EVAL BOARD FOR XR16M554-A 68PLCC
VI-2TL-EX CONVERTER MOD DC/DC 28V 75W
6278879-3 C/A 50/125UM RIS MTRJ 3M1
H3DKH-4036G IDC CABLE - HKR40H/AE40G/HPK40H
相关代理商/技术参数
参数描述
XR16M554IJ68 制造商:EXAR 制造商全称:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 16-BYTE FIFO
XR16M554IJ68-F 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
XR16M554IL-0A-EVB 功能描述:界面开发工具 Eval Board for XR16M554IL-0A RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
XR16M554IL-0B-EVB 功能描述:界面开发工具 Eval Board for XR16M554IL-0B RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
XR16M554IL48 制造商:EXAR 制造商全称:EXAR 功能描述:1.62V TO 3.63V QUAD UART WITH 16-BYTE FIFO