参数资料
型号: XR17D154IV-F
厂商: Exar Corporation
文件页数: 17/69页
文件大小: 0K
描述: IC UART PCI BUS QUAD 144LQFP
产品培训模块: UART Product Overview
标准包装: 60
特点: *
通道数: 4,QUART
FIFO's: 64 字节
规程: RS485
电源电压: 3.3V,5V
带自动流量控制功能:
带IrDA 编码器/解码器:
带故障启动位检测功能:
带调制解调器控制功能:
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
其它名称: 1016-1290
XR17D154
xr
UNIVERSAL (3.3V AND 5V) PCI BUS QUAD UART
REV. 1.2.2
24
4.0 TRANSMIT AND RECEIVE DATA
There are two methods to load transmit data and unload receive data from each UART channel. First, there is
a transmit data register and receive data register for each UART channel in the device configuration register
set to ease programming. These registers support 8, 16, 24 and 32 bits wide format. In the 32-bit format, it
increases the data transfer rate on the PCI bus. Additionally, a special register location provides receive data
byte with its associated error flags. This is a 16-bit or 32-bit read operation where the Line Status Register
(LSR) content in the UART channel register is paired along with the data byte. This operation further facilitates
data unloading with the error flags without having to read the LSR register separately. Furthermore, the
XR17D154 supports PCI burst mode for read/write operation of up to 64 bytes of data.
The second method is through each UART channel’s transmit holding register (THR) and receive holding
register (RHR). The THR and RHR registers are 16550 compatible so their access is limited to 8-bit format.
The software driver must separately read the LSR content for the associated error flags before reading the
data byte.
4.1
DATA LOADING AND UNLOADING VIA 32-BIT PCI BURST TRANSFERS
The XR17D154 supports PCI Burst Read and PCI Burst Write transactions anywhere in the mapped memory
region (except reserved areas). In addition, to utilize this feature fully, the device provides a separate memory
location (apart from the 16550 register set) where the RX and the TX FIFO can be read from/written to, as
shown in Table 3. The following is an extract from the table showing the burstable memory locations:
Channel 0:
RX FIFO
:
0x100 - 0x13F (64 bytes)
TX FIFO
:
0x100 - 0x13F (64 bytes)
RX FIFO + status
:
0x180 - 0x1FF (64 bytes data + 64 bytes status)
Channel 1:
RX FIFO
:
0x300 - 0x33F (64 bytes)
TX FIFO
:
0x300 - 0x33F (64 bytes)
RX FIFO + status
:
0x380 - 0x3FF (64 bytes data + 64 bytes status)
Channel 2:
RX FIFO
:
0x500 - 0x53F (64 bytes)
TX FIFO
:
0x500 - 0x53F (64 bytes)
RX FIFO + status
:
0x580 - 0x5FF (64 bytes data + 64 bytes status)
Channel 3:
RX FIFO
:
0x700 - 0x73F (64 bytes)
TX FIFO
:
0x700 - 0x73F (64 bytes)
RX FIFO + status
:
0x780 - 0x7FF (64 bytes data + 64 bytes status)
4.1.1
Normal Rx FIFO Data Unloading at locations 0x100, 0x300, 0x500, 0x700
The RX FIFO data (up to the maximum 64 bytes) can be read out in a single burst 32-bit read operation
(maximum 16 DWORD reads) at memory locations 0x100 (channel 0), 0x300 (channel 1), 0x500 (channel 2),
and 0x700 (channel 3). This operation is at least 16 times faster than reading the data in 64 separate 8-bit
memory reads of RHR register (0x000 for channel 0, 0x200 for channel 1, 0x400 for channel 2, and 0x600 for
channel 3).
相关PDF资料
PDF描述
XR16C854IV-F IC UART FIFO 128B QUAD 64LQFP
XR16C854DIV-F IC UART FIFO 128B QUAD 64LQFP
XR16C854CQ-F IC UART FIFO 128B QUAD 100QFP
XR16L784CV-F IC UART 8B 3.3V QUAD 64LQFP
XR16C854CV-F IC UART FIFO 128B QUAD 64LQFP
相关代理商/技术参数
参数描述
XR17D154IVTR-F 制造商:Exar Corporation 功能描述:UART 4-CH 64Byte FIFO 3.3V/5V 144-Pin LQFP T/R 制造商:Exar Corporation 功能描述:XR17D154IVTR-F
XR17D158 制造商:EXAR 制造商全称:EXAR 功能描述:UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17D158_05 制造商:EXAR 制造商全称:EXAR 功能描述:UNIVERSAL (3.3V AND 5V) PCI BUS OCTAL UART
XR17D158CV 功能描述:UART 接口集成电路 UART RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
XR17D158CV-0A-EVB 功能描述:界面开发工具 Supports D158 144 ld TQFP, PCI Interface RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V