参数资料
| 型号： | XRD9836ACG |
| 厂商： | Exar Corporation |
| 文件页数： | 4/32页 |
| 文件大小： | 0K |
| 描述： | IC 16B CCD/CIS SIG PROC 48TSSOP |
| 产品变化通告： | Leaded UART, V&I Obsolescence 11/Apr/2011 |
| 标准包装： | 39 |
| 位数： | 16 |
| 通道数： | 3 |
| 功率（瓦特）： | 500mW |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 电压 - 电源，数字： | 3 V ~ 3.6 V |
| 封装/外壳： | 48-TSSOP（0.240"，6.10mm 宽） |
| 供应商设备封装： | 48-TSSOP |
| 包装： | 管件 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页
XRD9836
xr
16-BIT PIXEL GAIN AFE
REV. 1.0.0
12
have a range of +/- 128mV, with the ability to adjust
PGA offsets to within +/- 0.25mV.
There are two modes of operation for Pixel Gain and
Offset control. The first is a fixed gain and offset con-
trol mode where the gain and offset is adjusted once
per line or per scan. The second mode is a pixel to
pixel adjustment of gain and offset. This mode allows
for gain and offset adjustment for each and every pix-
el. These modes are controlled by bit D0, GOM (Gain
Offset Mode), in the MODE register.
In FGOM (Fixed Gain/Offset Mode, GOM=0), the us-
er can program the PGA gain, Dynamic and Fine Off-
set registers through the micro-controller serial inter-
face (uSIO).
In PPGOM (pixel-by-pixel gain and offset mode,
GOM=1), the user can input 10 bits of Gain and 10
bits of Dynamic offset data through the OGI port.
CCD MODE(CORRELATED DOUBLE
SAMPLING):
Correlated double sampling is a technique used to
level shift and acquire CCD output signals whose in-
formation is equal to the difference between consecu-
tive reference (VBlack) and signal (VVideo) samples.
The CDS process consists of three steps:
1) Sampling and holding the reference black level
(VBlack).
2) Sampling the video level (VVideo).
3) Subtracting the two samples to extract the video in-
formation. (CCD signal information = VBlack- VVideo)
Once the CCD signal information has been extracted,
it can be processed further through amplification and/
or offset adjustment. Since system noise is also
stored and subtracted during the CDS process, sig-
nals with bandwidths less than half the sampling fre-
quency will be substantially attenuated.
LCLMP TIMING:
In order to reject higher frequency power supply
noise which is not attenuated near the sampling fre-
quency, the XRD9836 utilizes a fully differential input
structure. Since the CDS process uses AC coupled
inputs, the coupling capacitor must be charged to the
common-mode range of the analog front-end. This
can be accomplished by clamping the coupling ca-
pacitor to the internal clamp voltage when the CCD is
at a reference level at the beginning of each line us-
ing LCLMP. This needs to be done for enough clamp-
ing time (Tclamp) which is determined by external
Capacitor, internal switch resistance, BSAMP pulse
width and number of samples during line clamp. The
maximum capacitance is
where
tpwb = clamp pulse width (BSAMP typ 25ns)
N = number of pixels used for clamping
Rc = clamp resistance (typ 50ohms)
Rs = signal source resistance (typ 50ohms)
Vr = black level
Vc = clamp voltage (1.2V)
Ve = error voltage (3.05uV worst case)
The clamp LCLMP should be active for at least 4 pix-
els during Optical Black (OB) and should be inactive
during all of the Active portion of the line. Usually OB
lasts for 40 - 50 pixels. It is better if LCLMP remains
active during as much of OB as possible. LCLMP
should be set Active 1ns before BSAMP leading edge
and should be held for at least 1ns after BSAMP trail-
ing edge.
FIGURE 6. CDS TO ADC SIGNAL PATH
CDS Signal
NC
CDS
Dynamic
Offset
DAC
10 BIT
+
PGA
10 Bit
Fine
Offset
DAC
10 BIT
3:1
MUX
ADC
FIGURE 7. CCD WAVEFORM - DEFINITION OF TERMS
CCD OUTPUT INFORMATION = (VBLACK-VVIDEO)
CCD
Waveform
V
Dark
V
Video
V
Black
V
Black
OB Pixels
Active Pixels
C
MAX =
N * t pwb
(Rc + Rs ) * ln
Ve
V r - Vc
(
)
相关PDF资料 |
PDF描述 |
|---|---|
| XRD98L23ACU | IC 8B CCD/CIS SIG PROC 20SSOP |
| XRD98L59AIGTR | IC CCD DIGITIZER 10BIT 28TSSOP |
| XRD98L61AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRD98L62ACV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRD98L63AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD9836ACG-F | 功能描述:电信线路管理 IC RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray |
| XRD9836ACGTR-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD9853AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA, and 10-bit A/D |
| XRD9855 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D |
| XRD9855AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 10-Bit A/D |
发布紧急采购，3分钟左右您将得到回复。