- 您现在的位置：买卖IC网 > PDF目录10745 > XRD98L59AIG-F (Exar Corporation)IC CCD DIGITIZER 10BIT 28TSSOP PDF资料下载
参数资料
| 型号： | XRD98L59AIG-F |
| 厂商： | Exar Corporation |
| 文件页数： | 13/37页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 标准包装： | 47 |
| 位数： | 10 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 其它名称： | XRD98L59AIG-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
XRD98L59
20
Rev. 2.00
Most timing generators (TG’s) define the start of line and
end of line OB pixels on the CCD array. The CAL timing
signal should always be active for the greatest number of
OB pixels possible, either during start or end of line. The
more OB pixels that the XRD98L59 can use for its auto-
calibration, the faster it can achieve and maintain calibra-
tion.
While in “CAL ONLY” Line Calibration Timing Mode,
CLAMP needs to be held inactive during the output of
active video and OB pixels from the CCD. Figure 13
shows the minimum timing requirements for the “CAL
ONLY” Line Calibration Timing Mode. The inactive
state for CLAMP depends on the CLAMP-Polarity
setting (Clock Reg bit D1).
End of Line N
Start of Line N+1
Active Video
Pixels
OB Pixels
Vertical Shift
Dummy &
OB Pixels
CAL
Internal
D C Restore Time
CCD
Si g nal
Active Video Pixels
t
CAL (min 5 Pixels)
4 Pixels
(D1 = 0)
CLAMP
Internal Black Level
Calibration T i m e
t
CAL - 4 Pixels
Figure 13. Example of Minimum Timing Requirements for CAL Only Line Calibration Mode
(CAL and CLAMP Polarity are Serial Port Programmable)
SDI = 0011 0000 0000
Vertical Shift Reject
The CLAMP input can be used to implement a Vertical
Shift Reject function while in “CAL ONLY” Line Cali-
bration Timing Mode. The Vertical Shift Rejection,
also called preblanking, can be used to reject and any
large transients present in the CCD output during the
vertical clocking.
To implement the Vertical Shift Reject (Preblanking)
function on the XRD98L59 the CLAMP opt bit must be
low (Clock Reg D4=0) and the CLAMP input driven
with the preblanking timing signal. The preblanking
timing signal, commonly called PBLK, is generated by
the system timing generator and defines the vertical
shift of the CCD (see Figure 13a). The preblanking
pulse opens the Reset Reject Switches internal to the
XRD98L59, see Figure 5, thereby rejecting any
transients in the CCD output while the vertical shifting
is being done.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73360LARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| MAX931ESA+ | IC COMPARATOR W/REF 8-SOIC |
| MAX991EUA+ | IC COMPARATOR R-R 8-UMAX |
| MAX991ESA+ | IC COMPARATOR R-R 8-SOIC |
| MAX992ESA+ | IC COMPARATOR R-R 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L59AIGTR | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L59AIGTR-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L61 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
发布紧急采购，3分钟左右您将得到回复。