- 您现在的位置：买卖IC网 > PDF目录10745 > XRD98L59AIG-F (Exar Corporation)IC CCD DIGITIZER 10BIT 28TSSOP PDF资料下载
参数资料
| 型号： | XRD98L59AIG-F |
| 厂商： | Exar Corporation |
| 文件页数： | 18/37页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 10BIT 28TSSOP |
| 标准包装： | 47 |
| 位数： | 10 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 28-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 28-TSSOP |
| 包装： | 管件 |
| 其它名称： | XRD98L59AIG-F-ND |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
25
Rev. 2.00
XRD98L59
Digital Noise Supression (DNS Filter)
To activate the DNS mode, a "1" is written to DNS1 bit in
the Calibration register (bit D2 of Serial Interface Register
#5). By default the DNS mode is active.
In DNS mode, the user has the option to select narrow
band or wide band Noise Suppression Filters by setting
DNS0 bit to a "1" (narrow) or "0" (wide) respectively. Best
performance is achieved by setting DNS1 = "1" and
DNS0 = "0".
Hold Mode
The purpose of this mode is to prevent any changes in the
Fine or Coarse accumulators. The idea is to first run the
calibration normaly so the Fine and Coarse accumulators
converge on the programmed Target Offset Code. Then,
just before acquiring the final image data, activate the
Hold mode. This will ensure the black level offset of the
CDS/PGA does not change while the final image is being
transferred out of the CCD. Once the image has been
acquired from the CCD, turn off the Hold mode so the chip
can continue to compensate for any changes in offset
due to temperature drift or other effects.
To activate the Hold mode write a 1 to the CAL Hold bit
in the Calibration register (bit D4 of Serial Interface
Register #5). By default the Hold mode is not active.
Manual Mode
The purpose of this mode is to disable the automatic
calibration feature. In the Manual mode, the Coarse
accumulator is programmed by writing to the CDAC
register, the Fine accumulator is programmed by writing
to the FDAC register. The Fine accumulator is a 10 bit
register, but the Serial interface registers are only 8 bits
wide. As shown in the Serial Interface Register Address
Map, two serial interface registers are concatenated to
provide 10 bits to the Fine accumulator.
To activate the Manual mode write a 1 to the ManDAC bit
in the Calibration register (bit D0 of Serial Interface
Register #5). By default the Manual mode is not active.
相关PDF资料 |
PDF描述 |
|---|---|
| AD73360LARZ | IC PROCESSOR FRONTEND 6CH 28SOIC |
| MAX931ESA+ | IC COMPARATOR W/REF 8-SOIC |
| MAX991EUA+ | IC COMPARATOR R-R 8-UMAX |
| MAX991ESA+ | IC COMPARATOR R-R 8-SOIC |
| MAX992ESA+ | IC COMPARATOR R-R 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L59AIGTR | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L59AIGTR-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| XRD98L61 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61_01 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L61AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
发布紧急采购，3分钟左右您将得到回复。