参数资料
| 型号： | XRD98L62ACV-F |
| 厂商： | Exar Corporation |
| 文件页数： | 8/37页 |
| 文件大小： | 0K |
| 描述： | IC CCD DIGITIZER 12BIT 48TQFP |
| 标准包装： | 250 |
| 位数： | 12 |
| 通道数： | 1 |
| 电压 - 电源，模拟： | 2.7 V ~ 3.6 V |
| 电压 - 电源，数字： | 2.7 V ~ 3.6 V |
| 封装/外壳： | 48-TQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页
XRD98L62
16
Rev. P2.00
Preliminary
RBenable RBreg
8
RBreg
7
RBreg
6
RBreg
5
Rbreg
4
RBreg
3
RBreg
2
RBreg
1
RBreg
0
Selected Register
0
xxxxxxxxx
none (ADC data output)
1
000000000
Gain
1
000000001
Offset
1
000000010
Calibration
1
000000011
Wait A
1
000000100
Wait B
1
000000101
OB Lines
1
000000110
CDAC
1
000000111
FDAC
1
000001000
Control
1
000001001
Polarity
1
000001010
Clock
1
000001011
Delay A
1
000001100
Delay B
1
000001101
DAC0
1
000001110
DAC1
1
000111110
ReadBack
1
000111111
Reset
1
0
1
xxxxxx
FDAC output from Cal. logic
1
0
1
0
xxxxxx
CDAC output from Cal. logic
1
0
1
xxxxxx
Avg. output from Cal logic
Serial Interface Read Back
The readback function is used to view the content of
the serial interface registers as well as several key
registers in the calibration logic. Readback is enabled
by writing a 1 to the RBenable bit of the Readback
register, bit D9 of register 62.
In the readback mode, the content of the selected
register is output on the 10 MSBs of the ADC output
bus pins DB[11:2]. As long as valid clocks and CCD
signal are applied, the calibration will continue to
function properly during readback (internally the ADC
data is still sent to the calibration logic).
Registers are selected for readback by writing to the
RBreg[8:0] bits in the Readback register, bits D8 to D0
of register 62. If RBreg[8:6]=000, then RBreg[5:0] are
used to address the serial interface registers. Cur-
rently only register addresses 0 to 14, 62 and 63 are
defined. If RBreg[8:6]
≠000, then RBreg[5:0] are ig-
nored and RBreg[8:6] are used to address registers in
the calibration logic. Currently only three calibration
registers are accessible.
Table 2. Read-back Register Selection
相关PDF资料 |
PDF描述 |
|---|---|
| XRD98L63AIV-F | IC CCD DIGITIZER 12BIT 48TQFP |
| XRT71D00IQ-F | IC JITTER ATTENUATOR SGL 32TQFP |
| XRT71D03IV-F | IC JITTER ATTENUATOR 3CH 64TQFP |
| XRT71D04IV | IC JITTER ATTENUATOR 4CH 80TQFP |
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRD98L62EVAL | 功能描述:数据转换 IC 开发工具 XRD98L62 EVAL BOARD RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRD98L62ZEVAL | 功能描述:数据转换 IC 开发工具 Eval Board (Solder) XRD98L62AIV RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| XRD98L63 | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L63AIV | 制造商:EXAR 制造商全称:EXAR 功能描述:CCD Image Digitizers with CDS, PGA and 12-Bit A/D |
| XRD98L63AIV-F | 功能描述:模数转换器 - ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。