参数资料
| 型号： | XRT71D04IV |
| 厂商： | Exar Corporation |
| 文件页数： | 6/22页 |
| 文件大小： | 0K |
| 描述： | IC JITTER ATTENUATOR 4CH 80TQFP |
| 标准包装： | 94 |
| 类型： | * |
| PLL： | 是 |
| 输入： | 时钟 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 4:3 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 44.736MHz |
| 除法器/乘法器： | 无/无 |
| 电源电压： | 3.135 V ~ 5.25 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 80-LQFP |
| 供应商设备封装： | 80-TQFP（14x14） |
| 包装： | 托盘 |
XRT71D04
á
4 CHANNEL E3/DS3/STS-1 JITTER ATTENUATOR, STS-1 TO DS3 DESYNCHRONIZER
REV. 1.1.1
13
The XRT71D04 DS3/E3 Jitter Attenuator IC consists
of the following functional blocks:
The Jitter-Attenuator PLL
Timing Control Block
The 2-Channel 16/32 Bit FIFO
Serial Microprocessor Interface
1.0
JITTER ATTENUATOR PLL
1.1
BACKGROUND INFORMATION
1.1.1
Definition of Jitter
One of the most important and least understood mea-
sures of clock performance is jitter. The International
Telecommunication Union defines jitter as short term
variations of the significant instants of a digita signal
from their ideal positions in time. Jitter can occur due
to any of the following:
1) Imperfect timing recovery circuit in the system
2) Cross-talk noise
3) Inter-symbol interference/Signal Distortion
1.1.2
SONET STS-1 to DS3 Mapping
SONET equipment jitter criteria are specified as:
i) Jitter Transfer
ii) Jitter Tolerance
iii) Jitter Generation
1.2
JITTER TRANSFER CHARACTERISTICS
The primary purpose of jitter transfer requirements is
to prevent performance degradations by limiting the
accummulation of jitter through the system such that
it does not exceed the network interface jitter require-
ments. Thus, it is more important that a system meet
the jitter transfer criteria for relatively high input jitter
amplitudes. The jitter transferred through the system
must be under the jitter mask for any input jitter ampli-
tude within the range as shown in Figure 7
FIGURE 6. A TYPICAL CHANNEL_N OF THE XRT71D04 CONFIGURED TO OPERATE IN THE HOST MODE
HOST
Reset
16/32 Bit FIFO
Microprocessor Serial
Interface
Timing Control Block /
Phase locked Loop
Write Clock
Read Clock
RRCLK_n
RRPOS_n
RRNEG_n
FL_n
RCLK_n
RPOS_n
RNEG_n
ICT
CS
SDI
SDO SClk
MClkn
Smoothed
Clock
Jittery
Clock
RRCLKES
相关PDF资料 |
PDF描述 |
|---|---|
| XRT8000IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8001IP-F | IC WAN CLOCK E1/E1 DUAL 18PDIP |
| XRT8010IL-F | IC CLK MULTIPLR LVDS 16QFN |
| XRT8020IL-F | IC CLK MULTIPLR LVDS 16QFN |
| XRT91L31IQ | IC TXRX SONET/SDH 8BIT 64QFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT71D04IVTR | 功能描述:时钟合成器/抖动清除器 4CH E3/DS3/STS1 JIT ATTEN DE-SYNCH RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| XRT7250 | 制造商:EXAR 制造商全称:EXAR 功能描述:DS3/E3 FRAMER IC |
| XRT7250ES-PCI | 功能描述:界面开发工具 Evaluation Board for XRT7250 Series RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
| XRT7250IQ100 | 制造商:EXAR 制造商全称:EXAR 功能描述:DS3/E3 FRAMER IC |
| XRT7288 | 制造商:EXAR 制造商全称:EXAR 功能描述:CEPT1 Line Interface |
发布紧急采购，3分钟左右您将得到回复。