参数资料
| 型号： | XRT73LC00AIVTR |
| 厂商： | Exar Corporation |
| 文件页数： | 44/61页 |
| 文件大小： | 0K |
| 描述： | IC LIU STS1/DS3/E3 SGL 44TQFP |
| 标准包装： | 1,000 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 1/1 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页当前第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页
XRT73LC00A
46
REV. 1.0.2
E3/DS3/STS-1 LINE INTERFACE UNIT
The Digital Local Loop-Back Mode, along with the TxOFF feature, is useful in Redundancy System Design.
These two features permit the system to execute some diagnostic tests in the Back-up Line Card without
transmitting data onto the line and interfering with the DS3/E3/STS-1 traffic from the Primary Line Card.
The XRT73LC00A can be configured to operate in the Digital Local Loop-Back Mode by employing either one
of the following two-steps.
A. If the XRT73LC00A is operating in the HOST Mode
Access the Microprocessor Serial Interface and write a “1” into both the LLB and RLB bit-fields in Command
Register 4.
B. If the XRT73LC00A is operating in the Hardware Mode
Set both the LLB input pin (pin 14) and the RLB input pin (pin 15) to “High”.
NOTES:
1.
The Digital Local Loop-Back Mode feature works even if the transmitter is turned off via the TXOFF feature.
2.
The XRT73LC00A automatically declares an LOS Condition any time it has been configured to operate in either
the Analog Local Loop-Back or Digital Local Loop-Back Modes. Consequently, the Muting -upon -LOS must be
disabled prior to configuring the device to operate in either of these local Loop-Back modes.
4.3
The Remote Loop-Back Mode
When the XRT73LC00A is configured to operate in the Remote Loop-Back Mode, it ignores any signals that
are input to the TPDATA and TNDATA input pins. The XRT73LC00A receives the incoming line signal via the
RTIP and RRING input pins. This data is processed through the Receive Section of the XRT73LC00A and
outputs to the Receive Terminal Equipment via the RPOS, RNEG, RCLK1 and RCLK2 output pins.
Additionally, this data is internally looped back into the Pulse-Shaping block in the Transmit Section. At this
FIGURE 30. THE DIGITAL LOCAL LOOP-BACK PATH IN THE XRT73LC00A
COMMAND REGISTER CR4 (ADDRESS = 0X04)
D4
D3
D2
D1
D0
X
STS-1/DS3
E3
LLB
RLB
X
1
AGC/
Equalizer
Peak
Detector
LOS Detector
Slicer
Clock
Recovery
Data
Recovery
Invert
Loop MUX
HDB3/
B3ZS
Decoder
LOSTHR
SDI
SDO/LCV
SCLK
CS
REGRESET
RTIP
RRING
REQDIS
RCLK1
RCLK2
RPOS
RNEG
DR/SR
RLOS
LLB
RLB
ENDECDIS
TAOS
TPDATA
TNDATA
TCLK
RLOL EXCLK
Device
Monitor
MTIP
MRING
Transmit
Logic
Duty Cycle Adjust
TXLEV
TXOFF
DMO
TTIP
TRING
Pulse
Shaping
HDB3/
B3ZS
Encoder
Serial
Processor
Interface
Digital Local
Loop-Back Path
相关PDF资料 |
PDF描述 |
|---|---|
| IDT72V3641L15PFG8 | IC SYNCFIFO 1024X36 15NS 120TQFP |
| IDT72V3641L15PF8 | IC SYNCFIFO 1024X36 15NS 120TQFP |
| VI-B61-IV-F2 | CONVERTER MOD DC/DC 12V 150W |
| VE-BNX-MY | CONVERTER MOD DC/DC 5.2V 50W |
| VI-B4Z-IV-B1 | CONVERTER MOD DC/DC 2V 60W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT73LC00AIVTR-F | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| XRT73LC00IV | 制造商:EXAR 制造商全称:EXAR 功能描述:E3/DS3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03A_08 | 制造商:EXAR 制造商全称:EXAR 功能描述:3 CHANNEL DS3/E3/STS-1 LINE INTERFACE UNIT |
| XRT73LC03AES | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
发布紧急采购，3分钟左右您将得到回复。