参数资料
| 型号： | XRT75L06IB-F |
| 厂商： | Exar Corporation |
| 文件页数： | 52/63页 |
| 文件大小： | 0K |
| 描述： | IC LIU E3/DS3/STS-1 6CH 217BGA |
| 标准包装： | 60 |
| 类型： | 线路接口装置（LIU） |
| 驱动器/接收器数： | 6/6 |
| 规程： | DS3，E3，STS-1 |
| 电源电压： | 3.135 V ~ 3.465 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 217-BBGA |
| 供应商设备封装： | 217-BGA（23x23） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页
XRT75L06
REV. 1.0.3
SIX CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR
53
0x04 (ch 0)
0x14 (ch 1)
0x24 (ch 2)
0x34 (ch 3)
0x44 (ch 4)
0x54 (ch 5)
R/W
Transmit
Control
D0
TxLEV_n
This bit should be set when the transmitter is driving
a line greater than 225 feet in the DS3 or STS-1
modes. It is not active in E3 mode.
0
D1
TxCLKINV
_n
Set this bit to sample the data on TPOS/TNEG pins
on the rising edge of TxCLK.Default is to sample on
the falling edge of TxCLK.
0
D2
TAOS_n
This bit should be set to transmit a continuous “all
ones” data pattern. Timing will come from TxCLK if
available otherwise from channel refernce clock.
0
D3
Reserved
D4
INSPRBS_
n
This bit causes a single bit error to be inserted in the
transmitted PRBS pattern if the PRBS generator/
detector has been enabled.
0
D5
TxMON_n
When set, this bit enables the DMO circuit to moni-
tor its own channel’s transmit driver. Otherwise, it
uses the MTIP/MRING pins to monitor another
channel or device.
0
D7-D6
Reserved
0x05 (ch 0)
0x15 (ch 1)
0x25 (ch 2)
0x35 (ch 3)
0x45 (ch 4)
0x55 (ch 5)
R/W
Receive
Control
D0
REQEN_n
This bit enables the Receiver Equalizer. When set,
the equalizer boosts the high frequency components
of the signal to make up for cable losses.
NOTE: See section 5.01 for detailed description.
0
D1
RxMON_n
Set this bit to place the Receiver in the monitoring
mode. In this mode, it can process signals (at RTIP/
RRING) with 20dB of flat loss. This mode allows the
channel to act as monitor of aline without loading the
circuit.
0
D2
LOSMUT_
n
When set, the data on RPOS/RNEG is forced to
zero when LOS occurs. Thus any residual noise on
the line is not output as spurious data.
NOTE: If this bit has been set, it will remain set evan
after the LOS condition is cleared.
0
D3
RxCLKINV
_n
When this bit is set, RPOS and RNEG will change
on the falling edge of RCLK.Default is for the data to
change on the rising edge of RCLK and be sampled
by the terminal equipment on the falling edge of
RCLK.
0
D4
ALOSDIS_
n
This bit is set to disable the ALOS detector. This flag
and the DLOSDIS are normally used in diagnostic
mode. Normal operation of DS3 and STS-1 would
have ALOS disabled.
0
D5
DLOSDIS_
n
This bit disables the digital LOS detector. This would
normally be disabled in E3 mode as E3 is a function
of the level of the input.
0
D7-D6
Reserved
TABLE 18: REGISTER MAP DESCRIPTION - CHANNEL N
ADDRESS
(HEX)
TYPE
REGISTER
NAME
BIT#
SYMBOL
DESCRIPTION
DEFAULT
VALUE
相关PDF资料 |
PDF描述 |
|---|---|
| XRT75R03DIV-F | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| XRT75R03IV-F | IC LIU E3/DS3/STS-1 3CH 128LQFP |
| XRT75R06DIB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT75R06IB-F | IC LIU E3/DS3/STS-1 6CH 217BGA |
| XRT75R12DIB-L | IC LIU E3/DS3/STS-1 12CH 420TBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| XRT75R03 | 制造商:EXAR 制造商全称:EXAR 功能描述:THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH JITTER ATTENUATOR |
| XRT75R03D | 制造商:EXAR 制造商全称:EXAR 功能描述:THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER |
| XRT75R03D_06 | 制造商:EXAR 制造商全称:EXAR 功能描述:EXAR DATA SHEET FORMAT TEMPLATES |
| XRT75R03DES | 功能描述:时钟合成器/抖动清除器 3CH T3/E3/STS1LIU+D 3.3V W/REDUNDANCY RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| XRT75R03DIV | 功能描述:时钟合成器/抖动清除器 3CHNNEL E3/DS3/STS 1 JITTER ATTENUATOR RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。