- 您现在的位置：买卖IC网 > PDF目录48109 > YSS932 SPECIALTY CONSUMER CIRCUIT, PQFP128 PDF资料下载
参数资料
| 型号： | YSS932 |
| 元件分类： | 消费家电 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 封装： | SQFP-128 |
| 文件页数： | 24/24页 |
| 文件大小： | 335K |
| 代理商： | YSS932 |
YSS932
9
l DIRBCK, DIRWCK, FS128, SYNC
The clock for such peripheral devices as DAC and ADC is output.
At CMOD=0 setting, FS128 is output from FS128/C pin and at UMOD=0 setting, SYNC is output from
SYNC/U pin.
DIRBCK, DIRWCK and FS128 are obtained by dividing the clock of DIRMCK and the period of each clock
is as follows.
DIRBCK
→
64fs
DIRWCK
→
fs
FS128
→ 128fs
SYNC is output according to the following timing.
Note) At settings of DIROWP=0, DIROBP=0
DIRBCK
Rch
Lch
Rch
DIRWCK
FS128
SYNC
1-3) Serial data output
l DIRSDO
The DAIF signal data is output. The output is always 24-bit width including the extension word of the audio
auxiliary. The data is output from the DIRSDO pin as well as goes into the Main DSP block through the
SDIA interface.
It must be noted that the data output from the DIRSDO pin is muted during the free-run mode or at
SDOMUTE=1 setting, but the data output to the Main DSP is muted only during the free-run mode regardless
of SDOMUTE setting.
The output format can be selected by setting the DIR SDO register. For the details of the format, refer to
"Serial Data Interface Format".
1-4) Status data output
l BS, V, U, C
The data of block start, validity flag, user data and channel status obtained from the DAIF signals are output
as described below.
The block start is output from the ERR/BS pin at BSMOD=1 setting.
The validity flag is output from the DBL/V pin at VMOD=1 setting.
The user data is output from the SYNC/U pin at UMOD=1 setting.
The channel status is output from the FS128/C pin at CMOD=1 setting.
BS, V, U, C are fixed to the "L" level during the free-run mode or at VUCMUTE=1 setting.
BS, V, U and C are output according to the format shown below.
相关PDF资料 |
PDF描述 |
|---|---|
| YSS943-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| YSS944-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| YSS940-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| YSS950-SZ | 0-BIT, 12.5 MHz, OTHER DSP, CQFP64 |
| YSS951-VZ | SPECIALTY CONSUMER CIRCUIT, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| YSS940 | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:ADAMB Advanced Digital Audio Multi channel decode processor |
| YSS943 | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:ADAMB Advanced Digital Audio Multi channel decode processor |
| YSS944 | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:ADAMB Advanced Digital Audio Multi channel decode processor |
| YSS950 | 制造商:YAMAHA 制造商全称:YAMAHA CORPORATION 功能描述:DAP1 Digital Audio Processor |
| YST 35-22 P24 C3 | 制造商:n/a 功能描述:Thyristor Puck |
发布紧急采购，3分钟左右您将得到回复。