- 您现在的位置：买卖IC网 > PDF目录18711 > 3336-01 (Peregrine Semiconductor)EVAL KIT FOR PE3336 PDF资料下载
参数资料
| 型号： | 3336-01 |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 10/13页 |
| 文件大小： | 0K |
| 描述： | EVAL KIT FOR PE3336 |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 类型： | 整数 N/PLL |
| 频率： | 3GHz |
| 适用于相关产品： | PE3336 |
| 已供物品： | 板，线缆，软件 |
| 其它名称： | 3336-1 3336-1-ND PE3336 PE3336 EK |
Product Specification
PE3336
Page 6 of 13
2005-2011 Peregrine Semiconductor Corp. All rights reserved.
Document No. 70-0033-05
│ UltraCMOS RFIC Solutions
Table 6. AC Characteristics: VDD = 3.0 V, -40° C < TA < 85 °C, unless otherwise specified
Symbol
Parameter
Conditions
Min
Max
Units
Control Interface and Latches (see Figures 3, 4, 5)
fClk
Serial data clock frequency
10
MHz
tClkH
Serial clock HIGH time
30
ns
tClkL
Serial clock LOW time
30
ns
tDSU
Sdata set-up time after Sclk rising edge, D[7:0] set-up time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tDHLD
Sdata hold time after Sclk rising edge, D[7:0] hold time to
M1_WR, M2_WR, A_WR, E_WR rising edge
10
ns
tPW
S_WR, M1_WR, M2_WR, A_WR, E_WR pulse width
30
ns
tCWR
Sclk rising edge to S_WR rising edge. S_WR, M1_WR,
M2_WR, A_WR falling edge to Hop_WR rising edge
30
ns
tCE
Sclk falling edge to E_WR transition
30
ns
tWRC
S_WR falling edge to Sclk rising edge. Hop_WR falling edge
to S_WR, M1_WR, M2_WR, A_WR rising edge
30
ns
tEC
E_WR transition to Sclk rising edge
30
ns
tMDO
MSEL data out delay after Fin rising edge
CL = 12 pf
8
ns
Main Divider (Including Prescaler)
Fin
Operating frequency
500
3000
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Main Divider (Prescaler Bypassed)
Fin
Operating frequency
50
300
MHz
PFin
Input level range
External AC coupling
-5
5
dBm
Reference Divider
fr
Operating frequency
(Note 1)
(Note 2)
100
MHz
Pfr
Reference input power
Single ended input
-2
10
dBm
Vfr
Input sensitivity
External AC coupling
(Note 3)
0.5
VP-P
Phase Detector
fc
Comparison frequency
(Note 1)
20
MHz
Notes: 1. Parameter is guaranteed through characterization only and is not tested.
2. Running at low frequencies (< 10 MHz sinewave), the device will still be functional but may cause phase noise degradation. Inserting a low-noise amplifier to
square up the edges is recommended at lower input frequencies.
3. CMOS logic levels may be used if DC coupled. For optimum phase noise performance, the reference input falling edge rate should be faster than 80mV/ns.
Obsolete
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| CSM9S12XDT512SLK | KIT STUDENT LEARNING 16BIT |
| 76601/3C | XFRMR 1:1 219UH 5.5VUS B |
| 2650A | SPECTRUM ANALYZER 3.3GHZ HANDHLD |
| 76601/1C | XFRMR 1:1 1916UH 17.5VUS B |
| MC13917-434EVK | IC MC13917 EVB 434MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 3336078001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336081001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336084001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336088001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3-3361 | 制造商:General Electric Company 功能描述: |
发布紧急采购，3分钟左右您将得到回复。