- 您现在的位置：买卖IC网 > PDF目录18711 > 3336-01 (Peregrine Semiconductor)EVAL KIT FOR PE3336 PDF资料下载
参数资料
| 型号： | 3336-01 |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 13/13页 |
| 文件大小： | 0K |
| 描述： | EVAL KIT FOR PE3336 |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 类型： | 整数 N/PLL |
| 频率： | 3GHz |
| 适用于相关产品： | PE3336 |
| 已供物品： | 板，线缆，软件 |
| 其它名称： | 3336-1 3336-1-ND PE3336 PE3336 EK |
Product Specification
PE3336
Document No. 70-0033-05
│ www.psemi.com
Page 9 of 13
2005-2011 Peregrine Semiconductor Corp. All rights reserved.
Inter-
face
Mode
Enh
Bmode
Smode
R5
R4
M8
M7
Pre_en
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Parallel
1
0
M2_WR rising edge load
M1_WR rising edge load
A_WR rising edge load
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
1
0
1
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
Direct
1
X
0
Pre_en
M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
input is “low”, serial input data (Sdata input), B0 to
B7, are clocked serially into the enhancement
register on the rising edge of Sclk, MSB (B0) first.
The enhancement register is double buffered to
prevent inadvertent control changes during serial
loading, with buffer capture of the serially entered
data performed on the falling edge of E_WR
according to the timing diagram shown in Figure
5. After the falling edge of E_WR, the data provide
control bits as shown in Table 8 with bit
functionality enabled by asserting the
Enh input
“low”.
Direct Interface Mode
Direct Interface Mode is selected by setting the
Bmode input “high”.
Counter control bits are set directly at the pins as
shown in Table 7. In Direct Interface Mode, main
counter inputs M7 and M8, and R Counter inputs
R4 and R5 are internally forced low (“0”).
MSB (first in)
(last in) LSB
Table 7. Primary Register Programming
Table 8. Enhancement Register Programming
*Serial data clocked serially on Sclk rising edge while E_WR “low” and captured in secondary register on S_WR rising edge.
Interface
Mode
Enh
Bmode
Smode
Reserved
Power
down
Counter
load
MSEL
output
Prescaler
output
fc, fp OE
Parallel
0
X
0
E_WR rising edge load
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
0
X
1
B0
B1
B2
B3
B4
B5
B6
B7
*Serial data clocked serially on Sclk rising edge while E_WR “high” and captured in the double buffer on E_WR falling edge.
MSB (first in)
(last in) LSB
Obsolete
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| CSM9S12XDT512SLK | KIT STUDENT LEARNING 16BIT |
| 76601/3C | XFRMR 1:1 219UH 5.5VUS B |
| 2650A | SPECTRUM ANALYZER 3.3GHZ HANDHLD |
| 76601/1C | XFRMR 1:1 1916UH 17.5VUS B |
| MC13917-434EVK | IC MC13917 EVB 434MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 3336078001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336081001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336084001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336088001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3-3361 | 制造商:General Electric Company 功能描述: |
发布紧急采购，3分钟左右您将得到回复。