- 您现在的位置：买卖IC网 > PDF目录18711 > 3336-01 (Peregrine Semiconductor)EVAL KIT FOR PE3336 PDF资料下载
参数资料
| 型号： | 3336-01 |
| 厂商： | Peregrine Semiconductor |
| 文件页数： | 3/13页 |
| 文件大小： | 0K |
| 描述： | EVAL KIT FOR PE3336 |
| 标准包装： | 1 |
| 系列： | UltraCMOS™ |
| 类型： | 整数 N/PLL |
| 频率： | 3GHz |
| 适用于相关产品： | PE3336 |
| 已供物品： | 板，线缆，软件 |
| 其它名称： | 3336-1 3336-1-ND PE3336 PE3336 EK |
Product Specification
PE3336
Document No. 70-0033-05
│ www.psemi.com
Page 11 of 13
2005-2011 Peregrine Semiconductor Corp. All rights reserved.
PD_
U and PD_D drive an active loop filter which
controls the VCO tune voltage. PD_
U pulses
result in an increase in VCO frequency; PD_
D
pulses result in a decrease in VCO frequency (for
a positive Kv VCO).
A lock detect output, LD is also provided, via the
pin Cext. Cext is the logical “NAND” of PD_
U and
PD_
D waveforms, which is driven through a series
2 k
resistor. Connecting Cext to an external
shunt capacitor provides low pass filtering of this
signal. Cext also drives the input of an internal
inverting comparator with an open drain output.
Thus LD is an “AND” function of PD_
U and PD_D.
Enhancement Register
The functions of the enhancement register bits are shown below with all bits active “high”.
Table 9. Enhancement Register Bit Functionality
Bit Function
Description
Bit 0
Reserved**
Bit 1
Reserved**
Bit 2
Reserved**
Bit 3
Power down
Power down of all functions except programming interface.
Bit 4
Counter load
Immediate and continuous load of counter programming as directed by the
Bmode and Smode inputs.
Bit 5
MSEL output
Drives the internal dual modulus prescaler modulus select (MSEL) onto the Dout output.
Bit 6
Prescaler output
Drives the raw internal prescaler output onto the Dout output.
Bit 7
fp, fc OE
fp, fc outputs disabled.
** Program to 0
Phase Detector
The phase detector is triggered by rising edges
from the main Counter (fp) and the reference
counter (fc). It has two outputs, PD_U, and PD_D.
If the divided VCO leads the divided reference in
phase or frequency (fp leads fc), PD_D pulses
“low”. If the divided reference leads the divided
VCO in phase or frequency (fc leads fp), PD_U
pulses “low”. The width of either pulse is directly
proportional to phase offset between the two input
signals, fp and fc.
The phase detector gain is equal to 2.7 V / 2
π,
which numerically yields 0.43 V / radian.
Obsolete
Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相关PDF资料 |
PDF描述 |
|---|---|
| CSM9S12XDT512SLK | KIT STUDENT LEARNING 16BIT |
| 76601/3C | XFRMR 1:1 219UH 5.5VUS B |
| 2650A | SPECTRUM ANALYZER 3.3GHZ HANDHLD |
| 76601/1C | XFRMR 1:1 1916UH 17.5VUS B |
| MC13917-434EVK | IC MC13917 EVB 434MHZ |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 3336078001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336081001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336084001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3336088001 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSMITTER INDUSTRIELL |
| 3-3361 | 制造商:General Electric Company 功能描述: |
发布紧急采购，3分钟左右您将得到回复。