- 您现在的位置：买卖IC网 > PDF目录21904 > 4320-DKDB4 (Silicon Laboratories Inc)KIT DEV TEST EZRADIO SI4320 RX PDF资料下载
参数资料
| 型号： | 4320-DKDB4 |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 17/36页 |
| 文件大小： | 0K |
| 描述： | KIT DEV TEST EZRADIO SI4320 RX |
| 标准包装： | 1 |
| 附件类型： | 测试卡，接收器，915MHz |
| 适用于相关产品： | EZRadio? |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Si4320
9. Data Rate Command
bit
15
1
14
1
13
0
12
0
11
1
10
0
9
0
8
0
7
cs
6
r6
5
r5
4
r4
3
r3
2
r2
1
r1
0
r0
POR
C823h
The expected bit rate of the received data stream is determined by the 7-bit value R (bits r6 to r0 ) and the 1 bit cs .
BR = 10 MHz / 29 / (R+1) / ( 1 + cs *7)
In the receiver set R according the next function:
R= (10 MHz / 29 / ( 1 + cs *7)/ BR) – 1
Apart from setting custom values, the standard bit rates from 600 bps to 115.2 kbps can be approximated with small error.
Data rate accuracy requirements:
Clock recovery in slow mode: ? BR/BR < 1/(29*N bit )
Clock recovery in fast mode: ? BR/BR<3/(29*N bit )
BR is the bit rate set in the receiver and ? BR is bit rate difference between the transmitter and the receiver. N bit is the maximal number of
consecutive ones or zeros in the data stream. It is recommended for long data packets to include enough 1/0 and 0/1 transitions, and be
careful to use the same division ratio in the receiver and in the transmitter.
? BR is a theoretical limit for the clock recovery circuit. Clock recovery will not work above this limit. The clock recovery circuit will always
operate below this limit independently from process, temperature, or V dd condition.
Supposing a maximum length of consecutive zeros or ones in the data stream is less than 5 bits, the necessary relative accuracy is 0.68% in
slow mode and 2.1% in fast mode.
10. Output and FIFO Mode Command
bit
15
1
14
1
13
0
12
0
11
1
10
1
9
1
8
0
7
f3
6
f2
5
f1
4
f0
3
s1
2
s0
1
ff
0
fe
POR
CE85h
Bit 4-7 < f3 : f0 >:
Bit 2-3 < s1 : s0 >:
FIFO IT level. The FIFO generates IT when number of the received data bits reaches this level.
Set the input of the FIFO fill start condition:
s1
0
0
1
1
s0
0
1
0
1
FIFO fill start condition
VDI
Sync Word
Reserved
Always
Note:
VDI (Valid Data Indicator) see further details in Receiver Control Word , Synchron word in microcontroller mode is 2DD4h.
17
相关PDF资料 |
PDF描述 |
|---|---|
| PSL0101WBFD1 | LED WHITE 90LM 350MA 3000K SSML |
| PSL0101WBFB1 | LED WHITE 80LM 350MA 3000K SSML |
| V600-IDSC02 | V600 CTRL 2 CH |
| PSL0102WBEC1 | LED WHITE 30LM 120MA 5000K SSML |
| PSL0102WBEB1 | LED WHITE 38LM 120MA 5000K SSML |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 4320-DKDB5 | 功能描述:射频开发工具 Test Board BIFA Rx (868MHz) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| 4320-DKDB8 | 功能描述:射频开发工具 Test Board xloop Rx (915MHz) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| 4320-DKDB9 | 功能描述:射频开发工具 Test Board xloop Rx (868Mhz) RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| 4320-L15 | 制造商:American Denki 功能描述: |
| 4320-P | 制造商:American Denki 功能描述: |
发布紧急采购，3分钟左右您将得到回复。