- 您现在的位置：买卖IC网 > PDF目录67334 > 5962-9169101MXA (CRYSTAL SEMICONDUCTOR CORP) 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 PDF资料下载
参数资料
| 型号： | 5962-9169101MXA |
| 厂商： | CRYSTAL SEMICONDUCTOR CORP |
| 元件分类： | ADC |
| 英文描述： | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 封装： | CERDIP-28 |
| 文件页数： | 6/48页 |
| 文件大小： | 647K |
| 代理商： | 5962-9169101MXA |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
amplifier is then bypassed, and the capacitor ar-
ray is directly connected to the input. This is
referred to as fine-charge, during which the
charge on the array is allowed to accurately settle
to the input voltage (see Figure 10).
With a full scale input step, the coarse-charge in-
put buffer of the CS5101A will charge the
capacitor array within 1% in 650 ns. The con-
verter timing allows 6 clock cycles for coarse
charge settling time. When the CS5101A
switches to fine-charge mode, its slew rate is
somewhat reduced. In fine-charge, the CS5101A
can slew at 2 V/
s in unipolar mode. In bipolar
mode, only half the capacitor array is connected
to the analog input, so the CS5101A can slew at
4V/
s.
With a full scale input step, the coarse-charge in-
put buffer of the CS5102A will charge the
capacitor array within 1% in 3.75
s. The con-
verter timing allows 6 clock cycles for coarse
charge settling time. When in fine-charge mode,
the CS5102A can slew at 0.4 V/
s in unipolar
mode; and at 0.8 V/
s in bipolar mode.
Acquisition of fast slewing signals can be has-
tened if the voltage change occurs during or
immediately following the conversion cycle. For
instance, in multiple channel applications (using
either the device’s internal channel selector or an
external MUX), channel selection should occur
while the CS5101A or the CS5102A is convert-
ing. Multiplexer switching and settling time is
thereby removed from the overall throughput
equation.
If the input signal changes drastically during the
acquisition period (such as changing the signal
source), the device should be in coarse-charge for
an adequate period following the change. The
CS5101A and CS5102A can be forced into
coarse-charge by bringing CRS/FIN high. The
buffer amplifier is engaged when CRS/FIN is
high, and may be switched in any number of
times during tracking. If CRS/FIN is held low,
the CS5101A and CS5102A will only coarse-
charge for the first 6 clock cycles following a
conversion, and will stay in fine-charge until
HOLD goes low. To get an accurate sample using
the CS5101A, at least 750 ns of coarse-charge,
followed by 1.125
s of fine-charge is required
before initiating a conversion. If coarse charge is
not invoked, then up to 25
s should be allowed
after a step change input for proper acquisition.
To get an accurate sample using the CS5102A, at
least 3.75
s of coarse-charge, followed by
5.625
s of fine-charge is required before initiat-
ing a conversion (see Figure 2). If coarse charge
is not invoked, then up to 125
s should be al-
lowed after a step change input for proper
acquisition. The CRS/FIN pin must be low prior
to HOLD becoming active and be held low dur-
ing conversion.
Master Clock
The CS5101A and CS5102A can operate either
from an externally-supplied master clock, or from
their own crystal oscillator (with a crystal). To
enable the internal crystal oscillator, simply tie a
crystal across the XOUT and CLKIN pins and
add 2 capacitors and a resistor, as shown on the
system connection diagram in Figure 8.
Calibration and conversion times directly scale to
the master clock frequency. The CS5101A-8 can
operate with clock or crystal frequencies up to
9.216 MHz (8.0 MHz in FRN mode). This allows
maximum throughput of up to 50 kHz per chan-
nel in dual-channel operation, or 100 kHz in a
single channel configuration. The CS5101A-16
can accept a maximum clock speed of 4 MHz,
with corresponding throughput of 50 kHz. The
CS5102A can operate with clock or crystal frequen-
cies up to 2.0 MHz (1.6 MHz in FRN mode). This
allows maximum throughput of up to 10 kHz per
channel in dual-channel operation, or 20 kHz in a
single channel configuration. For 16 bit performance
a 1.6 MHz clock is recommended. This 1.6 MHz
CS5101A CS5102A
14
DS45F2
相关PDF资料 |
PDF描述 |
|---|---|
| 5962-9169102M3A | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169202MXA | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169102MXA | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP28 |
| 5962-9169201M3A | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
| 5962-9169202M3A | 2-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC28 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9169301M2A | 制造商:Texas Instruments 功能描述:-LIFETIME BUYS TIL 03/03 |
| 5962-9169701MMA | 制造商:e2v Aerospace & Defense 功能描述:SMD MKD 87C51RC-16 PHI-JLCC |
| 5962-9169701MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| 5962-9169702MUA | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| 5962-9172201MEA | 制造商:e2v 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP 制造商:e2v technologies 功能描述:Counter Single 4-Bit Binary UP 16-Pin CDIP |
发布紧急采购，3分钟左右您将得到回复。