- 您现在的位置：买卖IC网 > PDF目录39245 > 5962-9319501MYA (NATIONAL SEMICONDUCTOR CORP) SPECIALTY ANALOG CIRCUIT, PQCC44 PDF资料下载
参数资料
| 型号： | 5962-9319501MYA |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 模拟信号调理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, PQCC44 |
| 封装： | EL44A |
| 文件页数： | 27/43页 |
| 文件大小： | 991K |
| 代理商： | 5962-9319501MYA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
6.0 Application Circuits (Continued)
velop both software and hardware. The board hardwires the
BW (Bus Width) pin to a logic high, selecting an 8-bit wide
databus. Therefore, it is designed for an 8-bit expansion slot
on the computer’s motherboard.
The circuit operates on a single +5V supply derived from the
computer’s +12V supply using an LM340 regulator. This
greatly attenuates noise that may be present on the comput-
er’s power supply lines. However, your application may only
need an LC filter.
Figure 16 also shows the recommended supply (V
A+ and
V
D+) and reference input (VREF+ and VREF) bypassing. The
digital and analog supply pins can be connected together to
the same supply voltage. However, they need separate, mul-
tiple bypass capacitors. Multiple capacitors on the supply
pins and the reference inputs ensures a low impedance by-
pass path over a wide frequency range.
All digital interface control signals (IOR, IOW, and AEN),
data lines (DB0–DB7), address lines (A0–A9), and IRQ (in-
terrupt request) lines (IRQ2, IRQ3, and IRQ5) connections
are made through the motherboard slot connector. All analog
signals applied to, or received by, the input multiplexer
(IN0–IN7 for the LM12(H)458 and IN0–IN3, MUXOUT+,
MUXOUT, S/H IN+ and S/H IN for the LM12(H)454),
V
REF+,VREF,VREFOUT, and the SYNC signal input/ output
are applied through a DB-37 connector on the rear side of
the board.
Figure 16 shows that there are numerous analog
ground connections available on the DB-37 connector.
The voltage applied to V
REF and VREF+ is selected using
two jumpers, JP1 and JP2. JP1 selects between the voltage
applied to the DB-37’s pin 24 or GND and applies it to the
LM12(H)454/8’s V
REF
input. JP2 selects between the
LM12(H)454/8’s internal reference output, V
REFOUT, and the
voltage applied to the DB-37’s pin 22 and applies it to the
LM12(H)454/8’s V
REF+ input.
TABLE 3. LM12(H)454/8 Evaluation/Interface
Board SW DIP-8 Switch Settings
for Available I/O Memory Locations
Hexidecimal
SW DIP-8
I/O Memory
Base Address
SW1
SW2
SW3
SW4
(SEL0)
(SEL1)
(SEL2)
(SEL3)
100
ON
120
OFF
ON
140
ON
OFF
ON
160
OFF
ON
180
ON
OFF
ON
1A0
OFF
ON
OFF
ON
1C0
ON
OFF
ON
300
OFF
ON
340
ON
OFF
280
OFF
ON
OFF
2A0
ON
OFF
ON
OFF
The board allows the use of one of three Interrupt Request
(IRQ) lines IRQ2, IRQ3, and IRQ5. The individual IRQ line
can be selected using switches 5, 6, and 7 of SW DIP-8.
When using any of these three IRQs, the user needs to en-
sure that there are no conflicts between the evaluation board
and any other boards attached to the computer’s mother-
board.
Switches 1–4, along with address lines A5–A9 are used as
inputs to GAL16V8 Programmable Gate Array (U2). This de-
vice forms the interface between the computer’s control and
address lines and generates the control signals used by the
LM12(H)454/8 for CS, WR, and RD. It also generates the
signal that controls the data buffers. Several address ranges
within the computer’s I/O memory map are available. Refer
to Table III for the switch settings that gives the desired I/O
memory address range. Selection of an address range must
be done so that there are no conflicts between the evaluation
board and any other boards attached to the computer’s
motherboard. The GAL equations are shown in
Figure 18.
The GAL functional block diagram is shown in
Figure 19.
Figures 20, 21, 22, 23 show the layout of each layer in the
3-layer evaluation/interface board plus the silk-screen layout
showing parts placement.
Figure 21 is the top or component
side,
Figure 22 is the middle or ground plane layer, Figure 23
is the circuit side, and
Figure 20 is the parts layout.
www.national.com
33
相关PDF资料 |
PDF描述 |
|---|---|
| LM12H458MWG-MCP | SPECIALTY ANALOG CIRCUIT, CDFP44 |
| LM12H458MWG/883 | SPECIALTY ANALOG CIRCUIT, CDFP44 |
| LM1262NA/NOPB | 3 CHANNEL, VIDEO PREAMPLIFIER, PDIP24 |
| LM129BH/883 | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 6.9 V, MBCY2 |
| LM129BH | 1-OUTPUT TWO TERM VOLTAGE REFERENCE, 6.9 V, MBCY2 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9319801HXA | 功能描述:模数转换器 - ADC Analog to Digital Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| 5962-9319801HXC | 功能描述:模数转换器 - ADC Analog to Digital Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| 5962-9319803HXA | 功能描述:模数转换器 - ADC Analog to Digital Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| 5962-9319803HXC | 功能描述:模数转换器 - ADC Analog to Digital Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| 59629319901MXA | 制造商:TI 功能描述:SNJ54ABT16240WD |
发布紧急采购，3分钟左右您将得到回复。