- 您现在的位置：买卖IC网 > PDF目录67343 > 5962-9957001QRA (TEXAS INSTRUMENTS INC) 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 PDF资料下载
参数资料
| 型号： | 5962-9957001QRA |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 封装： | CERDIP-20 |
| 文件页数： | 13/47页 |
| 文件大小： | 764K |
| 代理商： | 5962-9957001QRA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页
TLV2544, TLV2548
2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS198A –FEBRUARY 1999– REVISED AUGUST 1999
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions (continued)
MIN
NOM
MAX
UNIT
Transition time, for FS, SCLK, SDI, tt(SCLK)
0.5
SCLK
Setup time, CS falling edge before SCLK rising edge (FS=1) or before SCLK falling edge (when FS is active),
tsu(CS-SCLK)
0.5
SCLK
Hold time, CS rising edge after SCLK rising edge (FS=1) or after SCLK falling edge (when FS is active),
th(SCLK-CS)
5
ns
Delay time, delay from CS falling edge to FS rising edge, td(CSL-FSH)
0.5
7
SCLKs
Delay time, delay time from 16th SCLK falling edge to CS rising edge (FS is active), td(SCLK16L-CSH)
0.5
SCLKs
Setup time, FS rising edge before SCLK falling edge, tsu(FSH-SCLKL)
0.25
0.75
SCLKs
Hold time, FS hold high after SCLK falling edge, th(FSH-SCLKL)
0.25
0.75
SCLKs
Pulse width, CS high time, twH(CS)
100
ns
SCLK cycle time, VCC = 2.7 V to 3.6V, tc(SCLK)
67
ns
SCLK cycle time, VCC = 4.5 V to 5.5V, tc(SCLK)
50
ns
Pulse width, SCLK low time, twL(SCLK)
20
30
ns
Pulse width, SCLK high time, twH(SCLK)
20
30
ns
Setup time, SDI valid before falling edge of SCLK (FS is active) or the rising edge of SCLK (FS=1),
tsu(DI-SCLK)
25
ns
Hold time, SDI hold valid after falling edge of SCLK (FS is active) or the rising edge of SCLK (FS=1),
th(DI-SCLK)
5
ns
Delay time, delay from CS falling edge to SDO valid, td(CSL-DOV)
1
25
ns
Delay time, delay from FS falling edge to SDO valid, td(FSL-DOV)
1
25
ns
Delay time, delay from SCLK rising edge (FS is active) or SCLK falling edge (FS=1) SDO valid, td(SCLK-DOV)
1
25
ns
Delay time, delay from CS rising edge to SDO 3-stated, td(CSH-DOZ)
1
25
ns
Delay time, delay from 16th SCLK falling edge (FS is active) or the 16th rising edge (FS=1) to EOC falling
edge, td(SCLK-EOCL)
1
25
ns
Delay time, delay from EOC rising edge to SDO 3-stated if CS is low, td(EOCH-DOZ)
1
50
ns
Delay time, delay from 16th SCLK rising edge to INT falling edge (FS =1) or from the 16th falling edge SCLK
to INT falling edge (when FS active), td(SCLK-INTL)
3.5
s
Delay time, delay from CS falling edge to INT rising edge, td(CSL-INTH)
1
50
ns
Delay time, delay from CS rising edge to CSTART falling edge, td(CSH-CSTARTL)
100
ns
Delay time, delay from CSTART rising edge to EOC falling edge, td(CSTARTH-EOCL)
1
50
ns
Pulse width, CSTART low time, twL(CSTART)
0.8
s
Delay time, delay from CS rising edge to EOC rising edge, td(CSH-EOCH)
1
50
ns
Delay time, delay from CSTART rising edge to CSTART falling edge, td(CSTARTH-CSTARTL)
3.6
s
Delay time, delay from CSTART rising edge to INT falling edge, td(CSTARTH-INTL)
3.5
s
Operating free air temperature TA
TLV2544C/TLV2548C
0
70
_C
Operating free-air temperature, TA
TLV2544I/TLV2548I
–40
85
_C
NOTE 2: This is the time required for the clock input signal to fall from VIH max or to rise from VILmax to VIHmin. In the vicinity of normal room
temperature, the devices function with input clock transition time as slow as 1
s for remote data-acquisition applications where the
sensor and A/D converter are placed several feet away from the controlling microprocessor.
相关PDF资料 |
PDF描述 |
|---|---|
| TLV2548MJ | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 5962-9957601Q2A | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20 |
| 5962-9957601QPA | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8 |
| TLV5638CDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638CD | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9957601Q2A | 制造商:Texas Instruments 功能描述:5962-9957601Q2A - Rail/Tube |
| 5962-9957601QPA | 功能描述:数模转换器- DAC 12B1 or 3.5 us DAC Serial InpDual DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| 5962-9957701NXD | 制造商:Texas Instruments 功能描述:THS1206MDAB, ADC, 12BITSERIAL, 6MSPS - Rail/Tube |
| 5962-9958101QXC | 功能描述:LVDS 接口集成电路 RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
| 5962-9958301Q2A | 制造商:Texas Instruments 功能描述:DC DC Cntrlr Single-OUT PWM DC to DC Controller 3.6V to 40V Input 20-Pin LCCC Tube |
发布紧急采购，3分钟左右您将得到回复。