- 您现在的位置：买卖IC网 > PDF目录67343 > 5962-9957001QRA (TEXAS INSTRUMENTS INC) 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 PDF资料下载
参数资料
| 型号： | 5962-9957001QRA |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 封装： | CERDIP-20 |
| 文件页数： | 46/47页 |
| 文件大小： | 764K |
| 代理商： | 5962-9957001QRA |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页
TLV2544, TLV2548
2.7 V TO 5.5 V, 12-BIT, 200 KSPS, 4/8 CHANNEL, LOW POWER,
SERIAL ANALOG-TO-DIGITAL CONVERTERS WITH AUTO POWER DOWN
SLAS198A –FEBRUARY 1999– REVISED AUGUST 1999
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
normal sampling
When the converter is using normal sampling, the sampling period is programmable. It can be 12 SCLKs (short
sampling) or 24 SCLKs (long sampling). Long sampling helps the input analog signal sampled to settle to 0.5
LSB accuracy when SCLK is faster than 10 MHz or when input source resistance is high.
extended sampling
An asynchronous (to the SCLK) signal, via dedicated hardware pin CSTART, can be used in order to have total
control of the sampling period and the start of a conversion. This is extended sampling. The falling edge of
CSTART is the start of the sampling period. The rising edge of CSTART is the end of the sampling period and
the start of the conversion. This function is useful for an application that requires:
D The use of an extended sampling period to accommodate different input source impedance.
D The use of a faster I/O clock on the serial port but not enough sampling time is available due to the fixed
number of SCLKs. This could be due to a high input source impedance or due to higher MUX ON resistance
at lower supply voltage (refer to application information).
Once the conversion is complete, the processor can initiate a read cycle using either the read FIFO command
to read the conversion result or simply select the next channel number for conversion. Since the device has a
valid conversion result in the output buffer, the conversion result is simply presented at the serial data output.
TLV2544/TLV2548 conversion modes
The TLV2544 and TLV2548 have four different conversion modes (mode 00, 01, 10, 11). The operation of each
mode is slightly different, depending on how the converter performs the sampling and which host interface is
used. The trigger for a conversion can be an active CSTART (extended sampling), CS (normal sampling, SPI
interface), or FS (normal sampling, TMS320 DSP interface). When FS is used as the trigger, CS can be held
active, i.e. CS does not need to be toggled through the trigger sequence. Different types of triggers should not
be mixed throughout the repeat and sweep operations. When CSTART is used as the trigger, the conversion
starts on the rising edge of CSTART. The minimum low time for CSTART is 800 ns. If an active CS or FS is used
as the trigger, the conversion is started after the 16th or 28th SCLK edge. Enough time (for conversion) should
be allowed between consecutive triggers so that no conversion is terminated prematurely.
one shot mode (mode 00)
One shot mode (mode 00) does not use the FIFO, and the EOC is generated as the conversion is in progress
(or INT is generated after the conversion is done).
repeat mode (mode 01)
Repeat mode (mode 01) uses the FIFO. Once the programmed FIFO threshold is reached, the FIFO must be
read, or the data is lost and the sequence starts over again. This allows the host to set up the converter and
continue monitoring a fixed input and come back to get a set of samples when preferred. The first conversion
must start with a select command so an analog input channel can be selected.
sweep mode (mode 10)
Sweep mode (mode 10) also uses the FIFO. Once it is programmed in this mode, all of the channels listed in
the selected sweep sequence are visited in sequence. The results are converted and stored in the FIFO. This
sweep sequence may not be completed if the FIFO threshold is reached before the list is completed. This allows
the system designer to change the sweep sequence length. Once the FIFO has reached its programmed
threshold, an interrupt (INT) is generated. The host must issue a read FIFO command to read and clear the FIFO
before the next sweep can start.
相关PDF资料 |
PDF描述 |
|---|---|
| TLV2548MJ | 4-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| 5962-9957601Q2A | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CQCC20 |
| 5962-9957601QPA | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, CDIP8 |
| TLV5638CDR | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
| TLV5638CD | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 12-BIT DAC, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 5962-9957601Q2A | 制造商:Texas Instruments 功能描述:5962-9957601Q2A - Rail/Tube |
| 5962-9957601QPA | 功能描述:数模转换器- DAC 12B1 or 3.5 us DAC Serial InpDual DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| 5962-9957701NXD | 制造商:Texas Instruments 功能描述:THS1206MDAB, ADC, 12BITSERIAL, 6MSPS - Rail/Tube |
| 5962-9958101QXC | 功能描述:LVDS 接口集成电路 RoHS:否 制造商:Texas Instruments 激励器数量:4 接收机数量:4 数据速率:155.5 Mbps 工作电源电压:5 V 最大功率耗散:1025 mW 最大工作温度:+ 85 C 封装 / 箱体:SOIC-16 Narrow 封装:Reel |
| 5962-9958301Q2A | 制造商:Texas Instruments 功能描述:DC DC Cntrlr Single-OUT PWM DC to DC Controller 3.6V to 40V Input 20-Pin LCCC Tube |
发布紧急采购，3分钟左右您将得到回复。