参数资料
型号: 5M1270ZT144A5N
厂商: Altera
文件页数: 2/30页
文件大小: 0K
描述: IC MAX V CPLD 1270 LE 144-TQFP
产品培训模块: Max V Overview
特色产品: MAX? V CPLDs
标准包装: 60
系列: MAX® V
可编程类型: 系统内可编程
最大延迟时间 tpd(1): 6.2ns
电压电源 - 内部: 1.71 V ~ 1.89 V
逻辑元件/逻辑块数目: 1270
宏单元数: 980
输入/输出数: 114
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-TQFP(20x20)
包装: 托盘
3–2
Chapter 3: DC and Switching Characteristics for MAX V Devices
Operating Conditions
Recommended Operating Conditions
Table 3–2 lists recommended operating conditions for the MAX V device family.
Table 3–2. Recommended Operating Conditions for MAX V Devices
Symbol
V CCINT (1)
V CCIO (1)
V I
V O
T J
Parameter
1.8-V supply voltage for internal logic and
in-system programming (ISP)
Supply voltage for I/O buffers, 3.3-V
operation
Supply voltage for I/O buffers, 2.5-V
operation
Supply voltage for I/O buffers, 1.8-V
operation
Supply voltage for I/O buffers, 1.5-V
operation
Supply voltage for I/O buffers, 1.2-V
operation
Input voltage
Output voltage
Operating junction temperature
Conditions
MAX V devices
(2) , (3) , (4)
Commercial range
Industrial range
Extended range (5)
Minimum
1.71
3.00
2.375
1.71
1.425
1.14
–0.5
0
0
–40
–40
Maximum
1.89
3.60
2.625
1.89
1.575
1.26
4.0
V CCIO
85
100
125
Unit
V
V
V
V
V
V
V
V
°C
°C
°C
Notes to Table 3–2 :
(1) MAX V device ISP and/or user flash memory (UFM) programming using JTAG or logic array is not guaranteed outside the recommended
operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, Altera recommends
that you read back the UFM contents and verify it against the intended write data).
(2) The minimum DC input is –0.5 V. During transitions, the inputs may undershoot to –2.0 V for input currents less than 100 mA and periods
shorter than 20 ns.
(3) During transitions, the inputs may overshoot to the voltages shown below based on the input duty cycle. The DC case is equivalent to 100%
duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX V Devices in Multi-Voltage Systems chapter.
V IN
Max. Duty Cycle
4.0 V 100% (DC)
4.1 V 90%
4.2 V 50%
4.3 V 30%
4.4 V 17%
4.5 V 10%
(4) All pins, including the clock, I/O, and JTAG pins, may be driven before V CCINT and V CCIO are powered.
(5) For the extended temperature range of 100 to 125°C, MAX V UFM programming (erase/write) is only supported using the JTAG interface. UFM
programming using the logic array interface is not guaranteed in this range.
May 2011
Altera Corporation
相关PDF资料
PDF描述
ADT7476ARQZ-REEL IC REMOTE THERMAL CTRR 24QSOP
RMM28DSAN CONN EDGECARD 56POS R/A .156 SLD
RSM28DSAH CONN EDGECARD 56POS R/A .156 SLD
EPM570GT100C5 IC MAX II CPLD 570 LE 100-TQFP
GBC06DRXH-S734 CONN EDGECARD 12POS DIP .100 SLD
相关代理商/技术参数
参数描述
5M1270ZT144C4N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX V 980 Macro 114 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M1270ZT144C5N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX V 980 Macro 114 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M1270ZT144I5 功能描述:IC CPLD 980MC 6.2NS 144TQFP 制造商:altera 系列:MAX? V 包装:托盘 零件状态:有效 可编程类型:系统内可编程 延迟时间 tpd(1)最大值:6.2ns 电源电压 - 内部:1.71 V ~ 1.89 V 逻辑元件/块数:1270 宏单元数:980 栅极数:- I/O 数:114 工作温度:-40°C ~ 100°C(TJ) 安装类型:表面贴装 封装/外壳:144-LQFP 供应商器件封装:144-TQFP(20x20) 标准包装:60
5M1270ZT144I5N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX V 980 Macro 114 IOs RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
5M1270ZT64A4N 制造商:ALTERA 制造商全称:Altera Corporation 功能描述:MAX V Device Handbook