参数资料
型号: 71M6541F-DB
厂商: Maxim Integrated Products
文件页数: 36/166页
文件大小: 0K
描述: DEMO BOARD 71M6541F
标准包装: 1
系列: *
71M6541D/F/G and 71M6542F/G Data Sheet
Port Registers:
SEGDIO0 through SEGDIO15 are controlled by Special Function Registers P0 , P1, P2 and P3 as shown in
Table 15 . Above SEGDIO15, the LCD_SEGDIOn[ ] registers in I/O RAM are used. Since the direction bits
are contained in the upper nibble of each SFR Pn register and the DIO bits are contained in the lower nibble,
it is possible to configure the direction of a given DIO pin and set its output value with a single write operation,
thus facilitating the implementation of bit-banged interfaces. Writing a 1 to a DIO_DIR bit configures the
corresponding DIO as an output, while writing a 0 configures it as an input. Writing a 1 to a DIO bit causes
the corresponding pin to be at high level (V3P3), while writing a 0 causes the corresponding pin to be held
at a low level (GND). See 2.5.8 Digital I/O for additional details.
Table 15: Port Registers (SEGDIO0-15)
SFR
Name
SFR
Address
D7
D6
D5
D4
D3
D2
D1
D0
P0
P1
P2
P3
0x80
0x90
0xA0
0xB0
DIO_DIR[3:0]
DIO_DIR[7:4]
DIO_DIR[11:8]
DIO_DIR[15:12]
DIO[3:0]
DIO[7:4]
DIO[11:8]
DIO[15:11]
Ports P0-P3 on the chip are bi-directional and control SEGDIO0-15. Each port consists of a Latch (SFR
P0 to P3 ), an output driver and an input buffer, therefore the MPU can output or read data through any of
these ports. Even if a DIO pin is configured as an output, the state of the pin can still be read by the
MPU, for example when counting pulses issued via DIO pins that are under CE control.
At power-up SEGDIO0-15 are configured as outputs, but the pins are in a high-impedance state
because PORT_E =0 ( I/O RAM 0x270C[5] ) . Host firmware should first configure SEGDIO0-15 to the
desired state, then set PORT_E= 1 to enable the function.
Clock Stretching ( CKCON )
The three low order bits of the CKCON[2:0] (SFR 0x8E) register define the stretch memory cycles that
are used for MOVX instructions when accessing external peripherals. The practical value of this register
for the 71M6541D/F/G and 71M6542F/G is to guarantee access to XRAM between CE, MPU, and SPI.
Table 16 shows how the signals of the External Memory Interface change when stretch values are set
from 0 to 7. The widths of the signals are counted in MPU clock cycles. The post-reset state of the
CKCON [2:0] (001), which is shown in bold in the table, performs the MOVX instructions with a stretch
value equal to 1.
Table 16: Stretch Memory Cycle Width
CKCON[2:0]
Stretch
Value
Read Signal Width
memaddr memrd
Write Signal Width
memaddr memwr
000
001
010
011
100
101
110
111
0
1
2
3
4
5
6
7
1
2
3
4
5
6
7
8
1
2
3
4
5
6
7
8
2
3
4
5
6
7
8
9
1
1
2
3
4
5
6
7
36
Rev 4
相关PDF资料
PDF描述
71M6543F-DB-CT DEMO BOARD 71M6543F-DB-CT
72-CNV-5 CONVERTER RS-232 TO RS-422 5V
72346-001 72346-1-SCA-II REC
72347-001LF CONN RECEPT SCA2 20POS VERT PCB
72436-001LF 80POS EXT HT. REC SCA-2
相关代理商/技术参数
参数描述
71M6541F-IGT/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6541F-IGTR/F 功能描述:计量片上系统 - SoC Precision Energy Meter IC RoHS:否 制造商:Maxim Integrated 核心:80515 MPU 处理器系列:71M6511 类型:Metering SoC 最大时钟频率:70 Hz 程序存储器大小:64 KB 数据 RAM 大小:7 KB 接口类型:UART 可编程输入/输出端数量:12 片上 ADC: 安装风格:SMD/SMT 封装 / 箱体:LQFP-64 封装:Reel
71M6541FT-IGT/F 制造商:Maxim Integrated Products 功能描述:1-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Rail/Tube
71M6541FT-IGTR/F 制造商:Maxim Integrated Products 功能描述:1-PHASE SOC, 64KB FLASH, PRES TEMP SENSOR - Tape and Reel
71M6541G 制造商:未知厂家 制造商全称:未知厂家 功能描述:71M6541D/71M6541F/71M6541G/71M6542F/71M6542G 是 TeridianTM 的第4 代高集成度单相电表SoC