- 您现在的位置：买卖IC网 > PDF目录294128 > 72V845L15PFI8 (INTEGRATED DEVICE TECHNOLOGY INC) 4K X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 PDF资料下载
参数资料
| 型号： | 72V845L15PFI8 |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | FIFO |
| 英文描述： | 4K X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 封装： | TQFP-128 |
| 文件页数： | 20/26页 |
| 文件大小： | 325K |
| 代理商： | 72V845L15PFI8 |
IDT72V805/72V815/72V825/72V835/72V845
3.3 V CMOS DUAL SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 4,096 x 18
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
3
PIN DESCRIPTION
Symbol
Name
I/O
Description
DA0–DA17
Data Inputs
I
Data inputs for an 18-bit bus.
DB0-DB17
RSA
Reset
I
When
RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF and
RSB
PAF go HIGH, and PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLKA
Write Clock
I
When
WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WCLKB
WENA
Write Enable
I
When
WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK.
WENB
When
WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF is LOW.
RCLKA
Read Clock
I
When
REN is LOW, data is read from the FIFO on a LOW-to-HIGH transition of RCLK, if the FIFO is not
RCLKB
empty.
RENA
Read Enable
I
When
REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. When REN
RENB
is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the
EF is low.
OEA
Output Enable
I
When
OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a
OEB
high-impedance state.
LDA
Load
I
When
LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH
LDB
transition of the WCLK, when
WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the
offset and depth registers on the LOW-to-HIGH transition of the RCLK, when
REN is LOW.
FLA
First Load
I
In the single device or width expansion configuration,
FL together with WXI and RXI etermine if the mode is IDT
FLB
Standard mode or First Word Fall Through (FWFT) mode, as well as whether the
PAE/PAF flags are synchronous
or asynchronous. (See Table I.) In the Daisy Chain Depth Expansion configuration,
FL is grounded on the first
device (first load device) and set to HIGH for all other devices in the Daisy Chain.
WXIA
Write Expansion
I
In the single device or width expansion configuration,
WXI together with FL and RXI Input determine if the mode
WXIB
is IDT Standard mode or FWFT mode, as well as whether the
PAE/PAF flags are synchronous or asynchronous.
(See Table 1.) In the Daisy Chain Depth Expansion configuration,
WXI is connected to WXO (Write Expansion
Out) of the previous device.
RXIA
Read Expansion
I
In the single device or width expansion configuration,
RXI together with FL and WXI, Input determine if the mode
RXIB
is IDT Standard mode or FWFT mode, as well as whether the
PAE/PAF flags are synchronous or asynchronous.
(See Table 1.) In the Daisy Chain Depth Expansion configuration,
RXI is connected to RXO (Read
Expansion Out) of the previous device.
FFA/IRA
Full Flag/
O
In the IDT Standard mode, the
FF function is selected. FF indicates whether or not the FIFO memory is full.
FFB/IRB
Input Ready
In the FWFT mode, the
IR function is selected. IR indicates whether or not there is space available for writing to
the FIFO memory.
EFA/ORA
Empty Flag/
O
In the IDT Standard mode, the
EF function is selected. EF indicates whether or not the FIFO memory is
EFB/ORB
Output Ready
empty. In FWFT mode, the
OR function is selected. OR indicates whether or not there is valid data available at
the outputs.
PAEA
Programmable
O
When
PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default offset
PAEB
Almost-Empty flag
at reset is 31 from empty for IDT72V805LB, 63 from empty for IDT72V815LB, and 127 from empty for IDT7V2825LB/
72V835LB/72V845LB.
PAFA
Programmable
O
When
PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default offset
PAFB
Almost-Full Flag
at reset is 31 from full for IDT72V805LB, 63 from full for IDT72V815LB, and 127 from full for IDT72V825LB/
72V835LB/72V845LB.
WXOA/HFA
Write Expansion
O
In the single device or width expansion configuration, the device is more than half full Out/Half-Full Flag
WXOB/
HFB
when
HF is LOW. In the depth expansion configuration, a pulse is sent from WXO to WXI of the next device
when the last location in the FIFO is written.
RXOA
Read Expansion
O
In the depth expansion configuration, a pulse is sent from
RXO to RXI of the next device when the last location
RXOB
Out
in the FIFO is read.
QA0–QA17
Data Outputs
O
Data outputs for an 18-bit bus.
QB0-QB17
VCC
Power
+3.3V power supply pins.
GND
Ground
Ground pins.
相关PDF资料 |
PDF描述 |
|---|---|
| 72V805L15PFI9 | 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 72V805L15PF8 | 256 X 18 BI-DIRECTIONAL FIFO, 10 ns, PQFP128 |
| 7305-0-15-15-47-14-04-0 | BRASS, GOLD FINISH, PCB TERMINAL |
| 7305-0-15-15-47-01-04-0 | BRASS, GOLD FINISH, PCB TERMINAL |
| 7305-0-15-01-47-27-04-0 | BRASS, TIN FINISH, PCB TERMINAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 72V845L20PF | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V845L20PF8 | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V84L15PA | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
| 72V84L15PA8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Async Dual Depth/Width Bi-Dir 4K x 9 x 2 56-Pin TSSOP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO ASYNC DUAL DEPTH/WIDTH BI-DIR 4KX9X2 56TSSOP - Tape and Reel |
| 72V84L15PAG | 功能描述:先进先出 RoHS:否 制造商:IDT 电路数量: 数据总线宽度:18 bit 总线定向:Unidirectional 存储容量:4 Mbit 定时类型:Synchronous 组织:256 K x 18 最大时钟频率:100 MHz 访问时间:10 ns 电源电压-最大:3.6 V 电源电压-最小:6 V 最大工作电流:35 mA 最大工作温度:+ 85 C 封装 / 箱体:TQFP-80 封装: |
发布紧急采购，3分钟左右您将得到回复。