参数资料
型号: 73M1906B-IVT/F
厂商: Maxim Integrated Products
文件页数: 38/88页
文件大小: 0K
描述: MICRODAA SET FXO OF VOIP 20TSSOP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 74
系列: *
DS_1x66B_001
73M1866B/73M1966B Data Sheet
Rev. 1.6
43
7.5
GPIO Registers
Three user-defined I/O pins are provided in the 32-pin QFN package of the 73M1966B only. The pins are
GPIO7, GPIO6 and GPIO5.
GPIO pins are not available on the 20-pin package of the 73M1966B.
GPIO pins are not available on the 42-pin package of the 73M1866B.
Each pin can be configured independently as either an input or an output by writing to the corresponding
I/O Direction (DIR) register.
At power on and after a reset, the GPIO pins are initialized to a high impedance state to avoid unwanted
current contention and consumption. The input structures are protected from floating inputs, and no
output levels are driven by any of the GPIO pins.
The mapping of GPIO pins is designed to correspond to the bit location in their control and status
registers.
The 73M1x66B supports the ability to generate an interrupt on the
INT pin. The source can be configured
to generate on a rising or a trailing edge. Only GPIO ports that are configured as inputs can be used to
generate interrupts.
Function
Mnemonic
Register
Location
Type
Description
DIR
0x04[7:5]
W
GPIO Input/Output Select
These control bits are used to designate the GPIO pins as either
inputs or outputs.
0 = GPIO pin is defined as an output.
1 = GPIO pin is defined as an input. (Default)
GPIOn
0x03[7:5]
W
GPIO State
These bits reflect the status of the GPIO7, GPIO6 and GPIO5 pins.
If the DIR bit is reset, reading this field returns the logical value of the
appropriate GPIOn pin as an input.
If the DIR bit is set, the pins output the logical value as written.
ENGPIOn
0x05[7:5]
W
GPIO Enable
Each of the GPIO enable bits in this register enables the
corresponding GPIO bit as an edge-triggered interrupt source. If a
GPIO bit is set to one, an edge (which edge depends on the value in
the GIP register) of the corresponding GPIO pin will cause the
INT pin
to go active low, and the edge detectors will be rearmed when the
GPIO data register is read.
POLn
0x06[7:5]
W
GPIO Interrupt Edge Selection
Defines the interrupt source as being either on a rising or a falling
edge of the corresponding GPIO pin.
0 = A rising edge will trigger an interrupt from the corresponding pin.
(Default)
1 = A falling edge will trigger an interrupt from the corresponding pin.
相关PDF资料
PDF描述
73M1916-IVT/F MICRODAA SET FXO OF VOIP 20TSSOP
73M1916-IVTR/F MICRODAA SET FXO OF VOIP 20TSSOP
MC908QY4CDWER IC MCU 8BIT 4K FLASH 16-SOIC
MC908QY4ACDWER IC MCU 8BIT 4K FLASH 16-SOIC
S9S08SL8F1CTJ IC MCU 8BIT 8KB FLASH 20TSSOP
相关代理商/技术参数
参数描述
73M1906B-IVTR/F 功能描述:电信线路管理 IC DAA-FXO VOLP System Host Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
73M1906-IVT/F 制造商:TERIDIAN 功能描述:
73M1912-IM/F 功能描述:电信线路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
73M1912-IMR/F 功能描述:电信线路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray
73M1912-IVT/F 功能描述:电信线路管理 IC MicroDAA Chip Set Line Side RoHS:否 制造商:STMicroelectronics 产品:PHY 接口类型:UART 电源电压-最大:18 V 电源电压-最小:8 V 电源电流:30 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:VFQFPN-48 封装:Tray