收藏本站
参数资料
型号： 73S1215F-EB
厂商： Maxim Integrated Products
文件页数： 4/136页
文件大小： 0K
描述： BOARD EVAL 73S1215F CBL/DOC/CD
产品培训模块： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装： 1
系列： *
DS_1215F_003
73S1215F Data Sheet
Rev. 1.4
101
Parity Control Register (SParCtl): 0xFE11
0x00
This register provides the ability to configure the parity circuitry on the smart card interface. The settings
apply to both integrated smart card interfaces.
Table 96: The SParCtl Register
MSB
LSB
–
DISPAR BRKGEN BRKDET RETRAN DISCRX
INSPE
FORCPE
Bit
Symbol
Function
SParCtl.7
–
SParCtl.6
DISPAR
Disable Parity Check – 1 = disabled, 0 = enabled. If enabled, the UART
will check for even parity (the number of 1’s including the parity bit is even)
on every character. This also applies to the TS during ATR.
SParCtl.5
BRKGEN
Break Generation Disable – 1 = disabled, 0 = enabled. If enabled, and T=0
protocol, the UART will generate a Break to the smart card if a parity error
is detected on a receive character. No Break will be generated if parity
checking is disabled. This also applies to TS during ATR.
SParCtl.4
BRKDET
Break Detection Disable – 1 = disabled, 0 = enabled. If enabled, and T=0
protocol, the UART will detect the generation of a Break by the smart card.
SParCtl.3
RETRAN
Retransmit Byte – 1 = enabled, 0 = disabled. If enabled and a Break is
detected from the smart card (Break Detection must be enabled), the last
character will be transmitted again. This bit applies to T=0 protocol.
SParCtl.2
DISCRX
Discard Received Byte – 1 = enabled, 0 = disabled. If enabled and a parity
error is detected (Parity checking must be enabled), the last character
received will be discarded. This bit applies to T=0 protocol.
SParCtl.1
INSPE
Insert Parity Error – 1 = enabled, 0 = disabled. Used for test purposes. If
enabled, the UART will insert a parity error in every character transmitted
by generating odd parity instead of even parity for the character.
SParCtl.0
FORCPE
Force Parity Error – 1 = enabled, 0 = disabled. Used for test purposes. If
enabled, the UART will generate a parity error on a character received from
the smart card.
相关PDF资料
PDF描述
ECC22DCST CONN EDGECARD 44POS DIP .100 SLD
73S1210F-EB BOARD EVAL 73S1210F DOC/CD CABLE
ECC22DCMT CONN EDGECARD 44POS .100 WW
73S1209F-EB BOARD EVAL 73S1209F DOC/CD CABLE
EBC25DTAS CONN EDGECARD 50POS R/A .100 SLD
相关代理商/技术参数
参数描述
73S1215F-EB-Lite 功能描述:开发板和工具包 - 8051 73S1215F Eval Brd Lite (USD Cbl, D.Cd) RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压:
73S1217F 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S1217F-68IM/F 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
73S1217F-68IM/F/P 功能描述:IC SMART CARD READER PROG 68-QFN RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 产品培训模块:MCU Product Line Introduction AVR® UC3 Introduction 标准包装:2,500 系列:AVR®32 UC3 B 核心处理器:AVR 芯体尺寸:32-位 速度:60MHz 连通性:I²C，IrDA，SPI，SSC，UART/USART，USB 外围设备:欠压检测/复位，DMA，POR，PWM，WDT 输入/输出数:28 程序存储器容量:128KB（128K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:32K x 8 电压 - 电源 (Vcc/Vdd):1.65 V ~ 1.95 V 数据转换器:A/D 6x10b 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:48-TQFP 包装:带卷 (TR) 配用:ATSTK600-TQFP48-ND - STK600 SOCKET/ADAPTER 48-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1101-ND - KIT DEV/EVAL FOR AVR32 AT32UC3B 其它名称:AT32UC3B1128-AUR-NDAT32UC3B1128-AURTR
73S1217F-68IMR/F 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*