参数资料
型号: 74LVC1G57GF,132
厂商: NXP Semiconductors
文件页数: 5/15页
文件大小: 0K
描述: IC CONFIG MULTI-FUNC GATE 6XSON
产品培训模块: Logic Packages
特色产品: MicroPak?
标准包装: 5,000
系列: 74LVC
逻辑类型: 可配置多功能
电路数: 1
输入数: 3
施密特触发器输入:
输出类型: 单端
输出电流高,低: 32mA,32mA
电源电压: 1.65 V ~ 5.5 V
工作温度: -40°C ~ 125°C
安装类型: 表面贴装
封装/外壳: 6-XFDFN
供应商设备封装: 6-XSON,SOT891(1x1)
包装: 带卷 (TR)
其它名称: 568-9310-2
74LVC1G57GF,132-ND
74LVC1G57GF-H
74LVC1G57GF-H-ND
935282423132
CS35L01/03
16
DS909F1
In both HD and FHD mode, the value of the capacitance connected to the LFILT+ pin must not exceed
4.7
F. If this value is greater than 4.7 F, it will prevent the rail voltage of the output devices from transi-
tioning properly between VBATT and the internal LDO.
5.1.2.1
HD Mode
Hybrid Class-D mode (HD) provides competitive analog performance with a substantial reduction in idle
power dissipation and radiation emissions. In this mode, the output switches at 192 kHz and a secondary
supply is derived from VBATT using an internal 1.0-VDC low drop-out linear regulator (LDO). When the
output signal is at a low amplitude, the Class-D output stage begins to switch from the lower rail voltage
created by the internal LDO. This not only decreases idle power consumption when output capacitors are
used, but also reduces electromagnetic emissions by reducing the amplitude of the square waves being
created at the output of the CS35L01/03 when operating at low amplitude or idle power.
5.1.2.2
FHD Mode
The Reduced Frequency Hybrid Class-D (FHD) mode provides the best overall EMI performance and the
lowest power consumption with slightly decreased frequency response near the top frequency range of
the audio band, for high amplitude signals. In this mode of operation, the output switching frequency is
reduced to 76 kHz during high amplitude transients on the output. The threshold at which this transition
from 192-kHz to 76-kHz switching rate occurs is given as the Input Level Threshold for FHD Operation in
“Electrical Characteristics - FHD Mode” on page 13. Combined with the lower amplitude switching offered
by the Hybrid design, this reduction in switching energy dramatically reduces the emissions levels of the
output stage and its associated components.
5.2
Reducing the Gain with External Series Resistors
If necessary, it is possible to decrease the gain of the CS35L01/03 by adding series resistors to the audio
input signal as is shown in Figure 4 below.
If input resistors are added, the new gain of the amplifier can be determined by the following equation:
Where:
AV(adjusted) = The new, adjusted gain of the system
ZIN = Input impedance of the device being used (See “Electrical Characteristics - SD Mode” on page 10,
ZEXT = Value of the resistor added in series with the inputs
Audio In+
Audio In-
RIN
AIN+
AIN-
x
Figure 4. Adjusting Gain via External Series Resistance
A
V adjusted
A
V
20
Z
IN
Z
IN
Z
EXT
+
--------------------------
log
=
相关PDF资料
PDF描述
74LVC1G58GM,115 IC CONFIG MULTI-FUNC GATE 6-XSON
74LVC1G86GW,165 IC 2-IN EXCL-OR GATE 5TSSOP
74LVC1G86Z-7 IC GATE XOR SGL 2INP SOT553
74LVC1G97GN,132 IC CONFIG MULTI FUNC GATE 6XSON
74LVC1G99GN,115 IC GATE CONFIG MULTI-FUNC 8XSON
相关代理商/技术参数
参数描述
74LVC1G57GF-H 功能描述:逻辑门 3.3V 1G LOW-P CONFIG MULT FCTN RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量(输入/输出):2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel
74LVC1G57GM 制造商:NXP Semiconductors 功能描述:IC CONFIG MULTI-FUNC GATE XS
74LVC1G57GM,115 功能描述:逻辑门 3.3V LP CONFIG GATE RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量(输入/输出):2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel
74LVC1G57GM,132 功能描述:逻辑门 3.3V SINGLE 2CHAN RoHS:否 制造商:Texas Instruments 产品:OR 逻辑系列:LVC 栅极数量:2 线路数量(输入/输出):2 / 1 高电平输出电流:- 16 mA 低电平输出电流:16 mA 传播延迟时间:3.8 ns 电源电压-最大:5.5 V 电源电压-最小:1.65 V 最大工作温度:+ 125 C 安装风格:SMD/SMT 封装 / 箱体:DCU-8 封装:Reel
74LVC1G57GM/S901,1 制造商:NXP Semiconductors 功能描述:74LVC1G57GM/XSON6/REEL7//S901 - Tape and Reel