收藏本站
参数资料
型号： 78Q2120C09-DB
厂商： Maxim Integrated Products
文件页数： 23/35页
文件大小： 0K
描述： BOARD DEMO 78Q2120C
产品培训模块： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装： 1
系列： *
78Q2120C
10/100BASE-TX
Transceiver
Page: 3 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
CDR immediately re-aligns the phase of the clock to
synchronize with the incoming data. Hence clock
acquisition is fast and immediate.
100BASE-TX OPERATION
100BASE-TX Transmit
The 78Q2120C contains all of the necessary
circuitry to convert the transmit MII signaling from a
MAC to an IEEE-802.3 compliant data-stream
driving Cat-5 UTP cabling.
The internal PCS
interface maps 4 bit nibbles from the MII to 5 bit
code groups as defined in Table 24-1 of IEEE-802.3.
These 5 bit code groups are then scrambled and
converted to a serial stream before being sent to the
MLT-3 pulse shaping circuitry and line driver. The
pulse-shaper uses current modulation to produce
the desired output waveform.
Controlled rise/fall
time in the MLT-3 signal is achieved using an
accurately controlled voltage ramp generator. The
line driver requires an external 1:1 isolation
transformer to interface with the line media. The
center-tap of the primary side of the transformer
must be connected to the Vcc supply.
100BASE-TX Receive
The 78Q2120C receives a 125MBaud MLT-3 signal
through a 1:1 transformer. The signal then goes
through a combination of adaptive offset adjustment
(baseline
wander
correction)
and
adaptive
equalization. The effect of these circuits is to sense
the amount of dispersion and attenuation caused by
the cable and transformer, and restore the received
pulses to logic levels.
The amount of gain and
equalization applied to the pulses varies with the
detected attenuation and dispersion and, therefore,
with the length of the cable. The 78Q2120C can
compensate for cable loss of up to 10dB at 16 MHz.
This loss is represented as test-chan 5 in Annex A of
the ANSI X3.263:199X specification. The equalized
MLT-3 data signal is bi-directionally sliced and the
resulting NRZI bit-stream is presented to the CDR
where it is re-timed and decoded to NRZ format.
The re-timed serial data passes through a serial to
parallel converter, then is descrambled and aligned
into 5 bit code groups. The receive PCS interface
maps these code groups to 4 bit data for the MII as
outlined in Table 24-1 in Clause 24 of IEEE-802.3.
PCS Bypass Mode (Auto-negotiate must be off)
The PCS Bypass mode is entered by pulling PCSBP
high or by setting register bit MR 16.1. In this mode
the 78Q2120C accepts scrambled 5 bit code words
at the TX_ER and TXD[3:0] pins, TX_ER being the
MSB of the data input. The 5 bit code groups are
converted to MLT-3 signal for transmission.
The received MLT-3 signal is converted to 5 bit NRZ
code groups and output from the RX_ER and
RXD[3:0] pins, RX_ER being the MSB of the data
output. The RX_DV and TX_EN pins are unused in
PCS Bypass mode.
10BASE-T OPERATION
10BASE-T Transmit
The 78Q2120C takes 4-bit parallel NRZ data via the
MII interface and passes it through a parallel to
serial converter. The data is then passed through a
Manchester encoder, pre-emphasis pulse-shaper,
media filter, and finally to the twisted-pair line driver.
The pulse-shaper and filter ensure the output
waveforms meet the voltage template and spectral
content requirements detailed in Clause 14 of IEEE-
802.3. Interface to the twisted-pair media is through
a center-tapped 1:1 transformer.
No external
filtering is required.
During auto-negotiation and
10BASE-T idle periods, link pulses are transmitted.
The 78Q2120C employs an onboard timer to
prevent the MAC from capturing a network through
excessively long transmissions.
When this timer
expires, the chip enters the jabber state and
transmission is halted. The jabber state is exited
after the MII goes idle for 500
±250ms.
10BASE-T Receive
The
78Q2120C
receives
Manchester-encoded
10BASE-T data through the twisted pair inputs and
re-establishes logic levels through a slicer with a
smart squelch function.
The slicer automatically
adjusts its level after detection of valid data with the
appropriate levels. Data is passed on to the CDR
where the clock is recovered, and the data is re-
timed and decoded. From there, data enters the
serial-to-parallel converter for transmission to the
MAC via the Media Independent Interface. Interface
to the twisted-pair media is through an external 1:1
transformer.
Polarity information is detected and
corrected within internal circuitry.
Polarity Correction
The 78Q2120C is capable of either automatic or manual
polarity reversal for 10BASE-T and auto-negotiation
functions. Register bits MR16.5 and MR16.4 control this
feature. The default is automatic mode where MR16.5
is low and MR16.4 indicates if the detection circuitry
has inverted the input signal.
To enter manual
mode, MR16.5 should be set high and MR16.4 will
then control the signal polarity.
相关PDF资料
PDF描述
NCP301LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
MAX810TTRG IC MPU SUPERVISORY 3.08V SOT23
UCY2V101MHD3TN CAP ALUM 100UF 350V 20% RADIAL
MAX5422EVKIT+ KIT EVLAUTION MAX5422/23/24
NCP303LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
相关代理商/技术参数
参数描述
78Q2120-CGT 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100BASE-TX Ethernet Transceiver
78Q2123 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:10/100BASE-TX Transceiver
78Q2123/F 功能描述:以太网 IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q2123/F1 功能描述:以太网 IC RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q2123CGV/F 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:10/100BASE-TX Transceiver
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*