参数资料
型号: 78Q2120C09-DB
厂商: Maxim Integrated Products
文件页数: 3/35页
文件大小: 0K
描述: BOARD DEMO 78Q2120C
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1
系列: *
78Q2120C
10/100BASE-TX
Transceiver
Page: 11 of 35
2009 Teridian Semiconductor Corporation
Rev 1.3
MR0: Control Register
BIT
SYMBOL TYPE DEFAULT DESCRIPTION
0.15
RESET
R/SC
0
Reset: Setting this bit to ‘1’ resets the device and sets all registers
to their default states. This bit is self-clearing.
0.14
LOOPBK
R/W
0
Loopback: When this bit is set to ‘1’, no transmission of data on the
network medium occurs and any receive data on the network
medium is ignored. The loopback signal path will encompass most
of the digital circuitry.
0.13
SPEEDSL
R/W
(1)
Speed Selection: This bit determines the speed of operation of the
78Q2120C. Setting this bit to ‘1’ indicates 100Base-TX operation
and a ‘0’ indicates 10Base-T mode. This bit will default to a ‘1’ upon
reset. If the TECH[2:0] pins are all logic zero and auto-negotiation is
not enabled, this bit will be writeable. If auto-negotiation is not
enabled and the TECH[2:0] pins are set to indicate that only
10Base-T is supported, this bit will be forced to logic zero and will
not be writeable.
If auto-negotiation is not enabled and the
TECH[2:0] pins are set to indicate that only 100Base-TX is
supported, this bit will be forced to logic one and will not be
writeable. When auto-negotiation is enabled, this bit will not be
writeable and will have no effect on the 78Q2120C.
If the
TECH[2:0] pins are brought to zero from another value, this bit will
retain its original value until it is overwritten.
0.12
ANEGEN
R/W
(1)
Auto-Negotiation Enable: Setting this bit to ‘1’ enables the auto-
negotiation process. This bit can only be set if the ANEGA pin is a
logic one and will default to ‘1’ upon reset. If this bit is cleared to ‘0’,
manual speed and duplex mode selection is accomplished through
bits 0.13 (SPEEDSL) and 0.8 (DUPLEX) of the Control Register or
the TECH[2:0] pins according to the table shown in the section
describing the TECH[2:0] pins. If the ANEGA pin is brought from ‘0’
to ‘1’ and reset is not asserted, this bit will remain at ‘0’ until a ‘1’ is
written.
0.11
PWRDN
R/W
0
Power-Down:
The device may be placed in a low power
consumption state by setting this bit to ‘1’. While in the power-down
state, the device will still respond to management transactions.
Setting the PWRDN pin high also activates the power-down state.
0.10
ISO
R/W
(0)
Isolate: When set to ‘1’, the device presents a high-impedance on
its MII output pins. This allows for multiple PHY’s to be attached to
the same MII interface. When the device is isolated, it still responds
to management transactions. The default value of this bit depends
on the ISODEF pin. When ISODEF pin is tied high, the ISO bit
defaults to high. Otherwise, it defaults to low. The Isolate mode can
also be activated using the ISO pin.
0.9
RANEG
R/SC
0
Restart Auto-Negotiation: Normally, the Auto-Negotiation process is
started at power up. The process can be restarted by setting this bit
to ‘1’. This bit is self-clearing.
相关PDF资料
PDF描述
NCP301LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
MAX810TTRG IC MPU SUPERVISORY 3.08V SOT23
UCY2V101MHD3TN CAP ALUM 100UF 350V 20% RADIAL
MAX5422EVKIT+ KIT EVLAUTION MAX5422/23/24
NCP303LSN45T1G IC DETECTOR VOLTAGE 4.5V 5TSOP
相关代理商/技术参数
参数描述
78Q2120-CGT 制造商:未知厂家 制造商全称:未知厂家 功能描述:10/100BASE-TX Ethernet Transceiver
78Q2123 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:10/100BASE-TX Transceiver
78Q2123/F 功能描述:以太网 IC 10/100 Fast Ethernet MicroPHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q2123/F1 功能描述:以太网 IC RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q2123CGV/F 制造商:TERIDIAN 制造商全称:TERIDIAN 功能描述:10/100BASE-TX Transceiver