- 您现在的位置：买卖IC网 > PDF目录24830 > 935264570557 (NXP SEMICONDUCTORS) 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80 PDF资料下载
参数资料
| 型号： | 935264570557 |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), SERIAL COMM CONTROLLER, PQFP80 |
| 封装： | 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80 |
| 文件页数： | 8/36页 |
| 文件大小： | 145K |
| 代理商： | 935264570557 |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
2000 Nov 17
16
Philips Semiconductors
Preliminary specication
1394 SBP-2 link layer controller
SAA7356HL
Table 8
Denition of the InterruptReason, InterruptEnable and InterruptSet register elds
MNEMONIC
VALUE
COMMENT
CmdClr
0
default condition: no action occurred
1
the SAA7356HL device has acknowledged the write to the CmdFromMicro register
BusReset
0
default condition: no action occurred
1
the SAA7356HL has detected a serial bus reset
CmdMicro
0
default condition: no action occurred
1
the SAA7356HL has written a command into the CmdToMicro register
Reserved
X
reserved and set to zero
8.4
RAM access for parameter passing
Within the SAA7356HL there is a 16 kbyte RAM. This is
shared between: the IEEE1394 transaction FIFOs,
the code for the automation engine and its local storage
requirements, and the shared memory area for
communications with the microcontroller.
The SAA7356HL user must understand how this shared
memory is accessed in order to write and read the
communications parameters. Each of the read and write
accesses to the FIFOs are byte-wide and the offset
addresses are byte offsets.
8.4.1
REGISTER ACCESS
The RAM can be directly accessed to upload the code into
the SAA7356HL. The C-structure for the registers for the
RAM access is shown below.
struct RAM {
U16; offset; // absolute offset into the RAM
U8; next; // read/write data at offset and
post-increment
U8; current; // read/write data at offset
};
The RAM.Offset field allows the microcontroller to access
anywhere within the SAA7356HL RAM. The RAM.Next
accesses will access the RAM.Offset address and
post-increment the offset pointer.
Accesses to the RAM.Current address allow reads and
writes to the data in the RAM.Offset location without
altering the RAM.Offset address.
The ability to write to anywhere within the RAM is used for
the power-on sequence.
8.4.2
REGISTER DEFINITIONS FOR THE REGISTER ACCESS
METHOD
This section defines the register structure for the RAM
registers.
The RAM.Offset registers are used to index into the RAM
inside the SAA7356HL. The index is a byte address. The
RAM.Offset register definition is shown in Table 9.
The RAM.Next register is used to read or write to the RAM
location addressed by the RAM.Offset register. Once an
access has been made, the value of the RAM.Offset
register is incremented to simplify the process of reading
or writing contiguous memory areas. The RAM.Next
register definition is shown in Table 10.
The RAM.Current register is used to read or write to the
RAM location addressed by the RAM.Offset register.
Once an access has been made there is no change to the
RAM.Offset register. The RAM.Current register definition
is shown in Table 11.
相关PDF资料 |
PDF描述 |
|---|---|
| 0803-7700-02 | Integrated VDSL Filter/Hybrid Solution |
| 935269451118 | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 935269451112 | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 0803-7700-03 | VDSL / PSTN CO Splitter |
| 935269471115 | 2.8 V FIXED POSITIVE LDO REGULATOR, 0.06 V DROPOUT, PDSO5 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
| 935269544557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-2US1-V1.3 |
发布紧急采购，3分钟左右您将得到回复。