参数资料
型号: 935269556118
厂商: NXP SEMICONDUCTORS
元件分类: 时钟及定时
英文描述: PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO48
封装: 6.10 MM, PLASTIC, MO-153, SOT-362-1, TSSOP-48
文件页数: 9/12页
文件大小: 86K
代理商: 935269556118
Philips Semiconductors
Product data
PCK2057
70 – 190 MHz I2C differential 1:10 clock driver
2001 Jun 12
6
ABSOLUTE MAXIMUM RATINGS (see Note 1)
Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
SYMBOL
PARAMETER
TEST CONDITIONS
LIMITS
UNIT
SYMBOL
PARAMETER
TEST CONDITIONS
MIN
MAX
UNIT
VDDQ/AVDD
Supply voltage range
0.5
3.6
V
VDDI2C
I2C supply voltage range
0.5
4.6
V
Input voltage range
except SCL and SDA
see Notes 2 and 3
–0.5
VDDQ + 0.5
V
VI
Input voltage range
SCL and SDA
see Notes 2 and 3
–0.5
VDDI2C + 0.5
V
VO
Output voltage range
see Notes 2 and 3
–0.5
VDDQ + 0.5
V
IIK
Input clamp current
VI < 0 or VI > VDDQ
±50
mA
IOK
Output clamp current
VO < 0 or VO > VDDQ
±50
mA
IO
Continuous output current
VO = 0 to VDDQ
±50
mA
Continuous current to GND or VDDQ
±100
mA
Tstg
Storage temperature range
–65
+150
°C
NOTES:
1. Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions”
is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
2. The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. This value is limited to 3.6 V maximum.
RECOMMENDED OPERATING CONDITIONS (see Note 1)
SYMBOL
PARAMETER
TEST
LIMITS
UNIT
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
VDDQ
2.3
2.7
V
Supply voltage
AVDD
2.2
2.7
V
VDDI2C
see Note 2
2.3
3.6
V
CLK, CLK,
HCSL buffer only
0
0.24
V
VIL
LOW-level input voltage
CLK, CLK
–0.3
VDDQ – 0.4
V
IL
g
FBIN, FBIN
VDDQ/2 – 0.18
V
SDA, SCL
0.3
× VDDI2C
V
CLK, CLK,
HCSL buffer only
0.66
0.71
V
VIH
HIGH-level input voltage
CLK, CLK
0.4
VDDQ + 0.3
V
IH
g
FBIN, FBIN
VDDQ/2 + 0.18
V
SDA, SCL
0.7
× VDDI2C
V
DC input signal voltage
see Note 3
–0.3
VDDQ + 0.3
V
Differential input signal
DC: CLK, FBIN
see Note 4
0.36
VDDQ + 0.6
V
VID
g
voltage
AC: CLK, FBIN
see Note 4
0.2
VDDQ + 0.6
V
VIX
Input differential pair cross-voltage
see Note 5
0.45
× (VIH – VIL)
0.55
× (VIH – VIL)
V
IOH
HIGH-level output current
–12
mA
IO
LOW level output current
12
mA
IOL
LOW-level output current
SDA
3
mA
SR
Input slew rate
see Figure 3
1
4
V/ns
SSC modulation frequency
30
33.3
kHz
SSC clock input frequency deviation
0
–0.50
%
Tamb
Operating free-air temperature
0
+70
°C
NOTES:
1. Unused inputs must be held HIGH or LOW to prevent them from floating.
2. All devices on the I2C-bus, with input levels related to VDDI2C, must have one common supply line to which the pull-up resistor is connected.
3. DC input signal voltage specifies the allowable DC execution of differential input.
4. Differential input signal voltage specifies the differential voltage |VTR – VCP| required for switching, where VTR is the true input level, and VCP
is the complementary input level.
5. Differential cross-point voltage is expected to track variations of VDD and is the voltage at which the differential signals must be crossing.
相关PDF资料
PDF描述
0803-7700-05 VDSL / PSTN CPE Splitter
935269568118 16 I/O, PIA-GENERAL PURPOSE, PDSO24
935269651115 3 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5
935269649115 2.5 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5
935269652115 3.3 V FIXED POSITIVE LDO REGULATOR, 0.12 V DROPOUT, PDSO5
相关代理商/技术参数
参数描述
935269987557 制造商:NXP Semiconductors 功能描述:SUB ONLY TDA9587-1US1-V1.8 SUBBED TO 935269987557
935270713557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP
935270792551 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270792557 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA
935270793551 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA