- 您现在的位置：买卖IC网 > PDF目录122717 > 954201BFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 954201BFLFT |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封装： | 0.300 INCH, 0.025 INCH PITCH, GREEN, MO-118, SSOP-56 |
| 文件页数： | 17/20页 |
| 文件大小： | 219K |
| 代理商： | 954201BFLFT |
6
Integrated
Circuit
Systems, Inc.
ICS954201
0819H—02/17/06
Absolute Max
Symbol
Parameter
Min
Max
Units
VDD_A
3.3V Core Supply Voltage
VDD + 0.5V
V
VDD_In
3.3V Logic Input Supply Voltage
GND - 0.5
VDD + 0.5V
V
Ts
Storage Temperature
-65
150
°C
Tambient
Ambient Operating Temp
0
70
°C
Tcase
Case Temperature
115
°C
ESD prot
Input ESD protection
human body model
2000
V
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70°C; Supply Voltage VDD = 3.3 V +/-5%
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS Notes
Input High Voltage
VIH
3.3 V +/-5%
2
VDD + 0.3
V
1
Input Low Voltage
VIL
3.3 V +/-5%
VSS - 0.3
0.8
V
1
Input High Current
IIH
VIN = VDD
-5
5
uA
1
IIL1
VIN = 0 V; Inputs with no pull-up
resistors
-5
uA
1
IIL2
VIN = 0 V; Inputs with pull-up
resistors
-200
uA
1
Low Threshold Input High
Voltage
VIH_FS
3.3 V +/-5%
0.7
VDD + 0.3
V
1
Low Threshold Input Low
Voltage
VIL_FS
3.3 V +/-5%
VSS - 0.3
0.35
V
1
Operating Supply Current
IDD3.3OP
Full Active, CL = Full load;
278
400
mA
all diff pairs driven
67
70
mA
all differential pairs tri-stated
4.8
12
mA
Input Frequency
3
Fi
VDD = 3.3 V
14.31818
MHz
3
Pin Inductance
1
Lpin
7nH
1
CIN
Logic Inputs
5
pF
1
COUT
Output pin capacitance
6
pF
1
CINX
X1 & X2 pins
5
pF
1
Clk Stabilization
1,2
TSTAB
From VDD Power-Up or de-
assertion of PD# to 1st clock
1.3
1.8
ms
1,2
Modulation Frequency
Triangular Modulation
30
33
kHz
1
Tdrive_SRC
SRC output enable after
PCI_STOP de-assertion
810
ns
1
Tdrive_PD
Differential output enable after
PD# de-assertion
300
us
1
Tfall_PD
PD# fall time of
5
ns
1
Trise_PD
PD# rise time of
5
ns
2
Tdrive_CPU_STOP
CPU output enable after
CPU_STOP de-assertion
810
ns
1
Tfall_CPU_STOP
CPU_STOP fall time of
5
ns
1
Trise_CPU_STOP#
CPU_STOP rise time of
5
ns
2
SMBus Voltage
VDD
2.7
5.5
V
1
Low-level Output Voltage
VOL
SDATA, SCLK @ IPULLUP
0.4
V
1
Current sinking
IPULLUP
VOL = 0.4 V
4
mA
1
SCLK/SDATA
Clock/Data Rise Time
TRI2C
(Max VIL - 0.15) to
(Min VIH + 0.15)
1000
ns
1,3
SCLK/SDATA
Clock/Data Fall Time
TFI2C
(Min VIH + 0.15) to
(Max VIL - 0.15)
300
ns
1,3
1Guaranteed by design, not 100% tested in production.
2See timing diagrams for timing requirements.
3 Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet
Input Low Current
Powerdown Current
IDD3.3PD
Input Capacitance
1
相关PDF资料 |
PDF描述 |
|---|---|
| 935271490512 | 4 CHANNEL(S), 5M bps, SERIAL COMM CONTROLLER, PQCC68 |
| 935271979118 | 8 I/O, PIA-GENERAL PURPOSE, PQCC16 |
| 935263358512 | 8-BIT, OTPROM, 20 MHz, MICROCONTROLLER, PDSO20 |
| 9UMS9633BKLFT | 166.67 MHz, OTHER CLOCK GENERATOR, PQCC48 |
| 935263686518 | 6 CHANNEL(S), 200M bps, SERIAL COMM CONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 954201BGLF | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 954201BGLFT | 功能描述:时钟合成器/抖动清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 输出端数量: 输出电平: 最大输出频率: 输入电平: 最大输入频率:6.1 GHz 电源电压-最大:3.3 V 电源电压-最小:2.7 V 封装 / 箱体:TSSOP-28 封装:Reel |
| 954201BGLN | 制造商:Integrated Device Technology Inc 功能描述:PROGRAMMABLE PLL CLOCK SYNTHESIZER DUAL 56TSSOP - Rail/Tube |
| 954201BGLNT | 制造商:Integrated Device Technology Inc 功能描述:954201BGLNT - Tape and Reel |
| 954204BGLF | 制造商:Integrated Device Technology Inc 功能描述:56 TSSOP (LEAD FREE) - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。