- 您现在的位置：买卖IC网 > PDF目录25566 > 9FG1200DG-1LF (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 9FG1200DG-1LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封装： | 0.240 INCH, 0.020 INCH PITCH, ROHS COMPLIANT, MO-153, TSSOP-56 |
| 文件页数： | 17/23页 |
| 文件大小： | 188K |
| 代理商： | 9FG1200DG-1LF |
IDT
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD
1138C
02/08/10
ICS9FG1200D-1
3
Pin Description
PIN # PIN NAME
PIN TYPE
DESCRIPTION
1HIGH_BW#
IN
3.3V input for selecting PLL Band Width
0 = High, 1= Low
2
CLK_IN
IN
Input for reference clock.
3
CLK_IN#
IN
"Complementary" reference clock input.
4
SMB_A0
IN
SMBus address bit 0 (LSB)
5OE0#
IN
Active low input for enabling DIF pair 0.
1 = tri-state outputs, 0 = enable outputs
6
DIF_0
OUT
0.7V differential true clock output
7
DIF_0#
OUT
0.7V differential complement clock output
8OE1#
IN
Active low input for enabling DIF pair 1.
1 = tri-state outputs, 0 = enable outputs
9
DIF_1
OUT
0.7V differential true clock output
10
DIF_1#
OUT
0.7V differential complement clock output
11
VDD
PWR
Power supply, nominal 3.3V
12
GND
PWR
Ground pin.
13
DIF_2
OUT
0.7V differential true clock output
14
DIF_2#
OUT
0.7V differential complement clock output
15
OE2#
IN
Active low input for enabling DIF pair 2.
1 = tri-state outputs, 0 = enable outputs
16
DIF_3
OUT
0.7V differential true clock output
17
DIF_3#
OUT
0.7V differential complement clock output
18
OE3#
IN
Active low input for enabling DIF pair 3.
1 = tri-state outputs, 0 = enable outputs
19
DIF_4
OUT
0.7V differential true clock output
20
DIF_4#
OUT
0.7V differential complement clock output
21
OE4#
IN
Active low input for enabling DIF pair 4
1 = tri-state outputs, 0 = enable outputs
22
VDD
PWR
Power supply, nominal 3.3V
23
GND
PWR
Ground pin.
24
DIF_5
OUT
0.7V differential true clock output
25
DIF_5#
OUT
0.7V differential complement clock output
26
OE5#
IN
Active low input for enabling DIF pair 5.
1 = tri-state outputs, 0 = enable outputs
27
SMB_A1
IN
SMBus address bit 1
28
SMBDAT
I/O
Data pin of SMBUS circuitry, 5V tolerant
相关PDF资料 |
PDF描述 |
|---|---|
| 9FG1200DF-1LF | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 9FG1200YG-1LF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1200YF-1LF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1201HGLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1201HGLF | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9FG1200DG-1LFT | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9FG1201CGLF | 制造商:INT_CIR_SYS 功能描述: |
| 9FG1201CGLFT | 功能描述:IC CLOCK MANANGEMENT 制造商:idt, integrated device technology inc 系列:* 零件状态:最後搶購 标准包装:1,000 |
| 9FG1201HFLF | 功能描述:时钟缓冲器 12 Output PCIe Gearng Buffer RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9FG1201HFLFT | 功能描述:时钟缓冲器 12 Output PCIe Gearng Buffer RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。