- 您现在的位置：买卖IC网 > PDF目录25566 > 9FG1200DG-1LF (INTEGRATED DEVICE TECHNOLOGY INC) 400 MHz, OTHER CLOCK GENERATOR, PDSO56 PDF资料下载
参数资料
| 型号： | 9FG1200DG-1LF |
| 厂商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分类： | 时钟产生/分配 |
| 英文描述： | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 封装： | 0.240 INCH, 0.020 INCH PITCH, ROHS COMPLIANT, MO-153, TSSOP-56 |
| 文件页数： | 5/23页 |
| 文件大小： | 188K |
| 代理商： | 9FG1200DG-1LF |
IDT
Frequency Gearing Clock for CPU, PCIe Gen1, Gen2 & FBD
1138C
02/08/10
ICS9FG1200D-1
13
SMBusTable: Gear Ratio Select Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
RW
Gear Ratio
1:1
1
Bit 6
RW
Gear Ratio
1:1
1
Bit 5
RW
1
Bit 4
RW
Latch
Bit 3
RW
1
Bit 2
RW
0
Bit 1
RW
1
Bit 0
RW
1
SMBusTable: Output Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
DIF_7
Output Control
RW
Hi-Z
Enable
1
Bit 6
DIF_6
Output Control
RW
Hi-Z
Enable
1
Bit 5
DIF_5
Output Control
RW
Hi-Z
Enable
1
Bit 4
DIF_4
Output Control
RW
Hi-Z
Enable
1
Bit 3
DIF_3
Output Control
RW
Hi-Z
Enable
1
Bit 2
DIF_2
Output Control
RW
Hi-Z
Enable
1
Bit 1
DIF_1
Output Control
RW
Hi-Z
Enable
1
Bit 0
DIF_0
Output Control
RW
Hi-Z
Enable
1
SMBusTable: Output and PLL BW Control Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
1
Bit 6
RW
High BW
Low BW
1
Bit 5
RW
Bypass
PLL
1
Bit 4
1
Bit 3
DIF_11
Output Control
RW
Hi-Z
Enable
1
Bit 2
DIF_10
Output Control
RW
Hi-Z
Enable
1
Bit 1
DIF_9
Output Control
RW
Hi-Z
Enable
1
Bit 0
DIF_8
Output Control
RW
Hi-Z
Enable
1
Note: Bit 6 is wired OR to the pin 1 input, any 0 selects High BW
Note: Bit 5 is wired OR to the pin 30 input, any 0 selects Fanout Bypass mode
SMBusTable: Output Enable Readback Register
Pin #
Name
Control Function
Type0
1
PWD
Bit 7
R
X
Bit 6
R
X
Bit 5
R
X
Bit 4
R
X
Bit 3
R
X
Bit 2
R
X
Bit 1
R
X
Bit 0
R
X
Readback
Byte 2
Reserved
39,40
Readback
BYPASS# test mode / PLL
42,43
34
26
21
18
8
15
Byte 0
DIF(9:0)
Byte 1
35, 36
32, 33
24, 25
19,20
Group of 10 gear ratio enable
DIF(11:10)
Group of 2 gear ratio enable
-
Gear Ratio FS4 (FS_A_410#)
-Reserved
See 9FG1200-1
Programmable Gear
Ratios Table
-Gear Ratio FS3
-Gear Ratio FS2
-Gear Ratio FS1
-Gear Ratio FS0
16,17
13,14
9,10
6,7
Readback - OE3# Input
Readback - OE5# Input
Readback - OE4# Input
Readback - OE2# Input
5
Readback - OE0# Input
see note
PLL_BW# adjust
see note
51,52
47,48
31
Readback - OE6# Input
Readback
Readback - OE1# Input
Readback
Readback - OE7# Input
Readback
Byte 3
相关PDF资料 |
PDF描述 |
|---|---|
| 9FG1200DF-1LF | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
| 9FG1200YG-1LF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1200YF-1LF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1201HGLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 9FG1201HGLF | 400 MHz, OTHER CLOCK GENERATOR, PDSO56 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 9FG1200DG-1LFT | 功能描述:时钟缓冲器 RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9FG1201CGLF | 制造商:INT_CIR_SYS 功能描述: |
| 9FG1201CGLFT | 功能描述:IC CLOCK MANANGEMENT 制造商:idt, integrated device technology inc 系列:* 零件状态:最後搶購 标准包装:1,000 |
| 9FG1201HFLF | 功能描述:时钟缓冲器 12 Output PCIe Gearng Buffer RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
| 9FG1201HFLFT | 功能描述:时钟缓冲器 12 Output PCIe Gearng Buffer RoHS:否 制造商:Texas Instruments 输出端数量:5 最大输入频率:40 MHz 传播延迟（最大值）: 电源电压-最大:3.45 V 电源电压-最小:2.375 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LLP-24 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。