- 您现在的位置：买卖IC网 > PDF目录294783 > A14100A-STDCQG256B FPGA, 1377 CLBS, 30000 GATES, 85 MHz, CQFP256 PDF资料下载
参数资料
| 型号： | A14100A-STDCQG256B |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1377 CLBS, 30000 GATES, 85 MHz, CQFP256 |
| 封装： | CERAMIC, QFP-256 |
| 文件页数： | 7/54页 |
| 文件大小： | 343K |
| 代理商： | A14100A-STDCQG256B |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
RadTolerant FPGAs
v3.1
1-11
Determining Average Switching Frequency
To determine the switching frequency for a design, you must have a detailed understanding of the data input values
to the circuit. The guidelines below are meant to represent worst-case scenarios; they can be generally used to predict
the upper limits of power dissipation.
RT1020, A1020B, RT1280A, A1280A
RT1425A, A1425A, RT1460A, A1460A, RT14100A, A14100A
Logic Modules (m)
=
80% of Combinatorial Modules
Input Switching (n)
=
# Inputs/4
Outputs Switching (p)
=
# Outputs/4
First Routed Array Clock Loads (q1)
=
40% of Sequential Modules
Second Routed Array Clock Loads (q2)
=
40% of Sequential Modules
Load Capacitance (CL)
=
35 pF
Average Logic Module Switching Rate (fm)= F/10
Average Input Switching Rate (fn)= F/5
Average Output Switching Rate (fp)= F/10
Average First Routed Array Clock Rate (fq1)= F
Average Second Routed Array Clock Rate (fq2)= F/2
Average Dedicated Array Clock Rate (fs1)= n/a
Average Dedicated I/O Clock Rate (fs2)= n/a
Logic Modules (m)
=
80% of Combinatorial Modules
Input Switching (n)
=
# Inputs/4
Outputs Switching (p)
=
# Outputs/4
First Routed Array Clock Loads (q1)
=
40% of Sequential Modules
Second Routed Array Clock Loads (q2)
=
40% of Sequential Modules
Load Capacitance (CL)= 35 pF
Average Logic Module Switching Rate (fm)= F/10
Average Input Switching Rate (fn)= F/5
Average Output Switching Rate (fp)= F/10
Average First Routed Array Clock Rate (fq1)= F/2
Average Second Routed Array Clock Rate (fq2)= F/2
Average Dedicated Array Clock Rate (fs1)= F
Average Dedicated I/O Clock Rate (fs2)= F
相关PDF资料 |
PDF描述 |
|---|---|
| A14100A-STDCQG256M | FPGA, 1377 CLBS, 30000 GATES, 85 MHz, CQFP256 |
| A1460A-1PQ160M | FPGA, 848 CLBS, 6000 GATES, 125 MHz, PQFP160 |
| A1460A-PQ160M | FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP160 |
| A1460A-1TQ176M | FPGA, 848 CLBS, 6000 GATES, 125 MHz, PQFP176 |
| A1460A-TQ176M | FPGA, 848 CLBS, 6000 GATES, 100 MHz, PQFP176 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A14100ASTDPQ257B | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| A14100ASTDPQ257C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| A14100ASTDPQ257M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:ASIC |
| A14100B-1BG313C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| A14100B-2BG313C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
发布紧急采购，3分钟左右您将得到回复。