- 您现在的位置：买卖IC网 > PDF目录294789 > A42MX36-CQ208A FPGA, 54000 GATES, CQFP208 PDF资料下载
参数资料
| 型号： | A42MX36-CQ208A |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 54000 GATES, CQFP208 |
| 封装： | CERAMIC, QFP-208 |
| 文件页数： | 2/76页 |
| 文件大小： | 429K |
| 代理商： | A42MX36-CQ208A |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
MX Automotive Family FPGAs
1- 4
v2 .0
MultiPlex I/O Modules
Automotive-grade 42MX devices offer MultiPlex I/Os,
which support both 3.3V and 5.0V operations.
The MultiPlex I/O modules provide a flexible interface
between the device pins and the logic array. Figure 1-6 is
a block diagram of the 42MX I/O module. A variety of
user functions, determined by a library macro selection,
can be implemented in the module. (Refer to the Macro
Library Guide for more information.) All 42MX I/O
modules contain tri-state buffers, with input and output
latches that can be configured for input, output, or bi-
directional
operation.
Each
output
buffer
has
a
dedicated output enable control. The I/O module can be
used to latch input or output data, or both, providing a
fast set-up time. In addition, the Actel Designer Series
software tools can build a D-type flip-flop using a C-
module to register input and output signals.
Actel’s Designer Series development tools provide a
design library of I/O macro functions that can implement
all I/O configurations supported by the automotive-
grade MX FPGAs.
Routing Structure
The MX architecture uses vertical and horizontal routing
tracks to interconnect the various logic and I/O modules.
These routing tracks are metal interconnects that may be
either of continuous length or broken into pieces called
segments.
Varying
segment
lengths
allows
the
interconnect of over 90% of design tracks to occur with
only two antifuse connections. Segments can be joined
together at the ends using antifuses to increase their
lengths up to the full length of the track. All
interconnects can be accomplished with a maximum of
four antifuses.
Horizontal Routing
Horizontal channels are located between the rows of
modules and are composed of several routing tracks. The
horizontal routing tracks within the channel are divided
into one or more segments. The minimum horizontal
segment length is the width of a module pair, and the
maximum horizontal segment length is the full length of
the channel. Any segment that spans more than one-
third at the row length is considered a long horizontal
segment. A typical channel is shown in Figure 1-7. Non-
dedicated horizontal routing tracks are used to route
signal nets; dedicated routing tracks are used for global
clock networks and for power and ground tie-off
tracks.
Vertical Routing
Another set of routing tracks run vertically through the
module. There are three types of vertical tracks: input,
output, and long, which are also divided into one or
more segments. Each segment in an input track is
dedicated to the input of a particular module; each
segment in an output track is dedicated to the output of
a particular module. Long segments are uncommitted
and can be assigned during routing. Each output
segment spans four channels (two above and two
below), except near the top and bottom of the array,
where edge effects occur. Long vertical tracks contain
either one or two segments. An example of vertical
routing tracks and segments is shown in Figure 1-7.
Note: *Can be Configured as a Latch or D Flip-Flop (Using C-
Module)
Figure 1-6 42MX I/O Module
Figure 1-7 Routing Structure
G/CLK*
QD
OE
PAD
From Array
To Array
G/CLK*
QD
Vertical Routing Tracks
Antifuses
Logic
Segmented
Horizontal
Routing
Tracks
Modules
相关PDF资料 |
PDF描述 |
|---|---|
| A42MX36-CQ256A | FPGA, 54000 GATES, CQFP256 |
| A42MX36-1RQ208I | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQ208 | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQG208I | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
| A42MX36-1RQG208 | FPGA, 2438 CLBS, 36000 GATES, 91 MHz, PQFP208 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A42MX36-CQ208B | 功能描述:IC FPGA MX SGL CHIP 54K 208-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP，带拉杆 供应商设备封装:352-CQFP（75x75） |
| A42MX36-CQ208M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 79MHZ/131MHZ 0.45UM 3.3V/5V 208CQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 176 I/O 208CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA MX SGL CHIP 54K 208-CQFP |
| A42MX36-CQ256 | 功能描述:IC FPGA MX SGL CHIP 54K 256-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP，带拉杆 供应商设备封装:352-CQFP（75x75） |
| A42MX36-CQ256B | 功能描述:IC FPGA MX SGL CHIP 54K 256-CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:1 系列:ProASICPLUS LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:129024 输入/输出数:248 门数:600000 电源电压:2.3 V ~ 2.7 V 安装类型:表面贴装 工作温度:- 封装/外壳:352-BFCQFP，带拉杆 供应商设备封装:352-CQFP（75x75） |
| A42MX36-CQ256M | 制造商:Microsemi Corporation 功能描述:FPGA 54K GATES 1184 CELLS 79MHZ/131MHZ 0.45UM 3.3V/5V 256CQF - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA 202 I/O 256CQFP |
发布紧急采购，3分钟左右您将得到回复。