- 您现在的位置：买卖IC网 > PDF目录1774 > A4989SLDTR-T (Allegro Microsystems Inc)IC FULL BRDG MFET DRVR 38TSSOP PDF资料下载
参数资料
| 型号： | A4989SLDTR-T |
| 厂商： | Allegro Microsystems Inc |
| 文件页数： | 10/17页 |
| 文件大小： | 0K |
| 描述： | IC FULL BRDG MFET DRVR 38TSSOP |
| 标准包装： | 1 |
| 应用： | 步进电机控制器，2 相 |
| 输出数： | 1 |
| 电压 - 负载： | 12 V ~ 50 V |
| 电源电压： | 3 V ~ 5.5 V |
| 工作温度： | -20°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 38-TFSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 38-TSSOP |
| 包装： | 标准包装 |
| 其它名称： | 620-1389-6 |
A4989
Dual Full-Bridge MOSFET Driver
with Microstepping Translator
Functional Description
Basic Operation
The A4989 is a complete microstepping FET driver with
built-in translator for easy operation with a minimum number
of control inputs. It is designed to operate 2-phase bipolar
stepper motors in full-, half-, quarter, and sixteenth-step
modes. The current in each of the two external power full-
bridges, all N-channel MOSFETs, is independently regulated
by a fixed off-time PWM control circuit. The full-bridge
current at each step is set by the value of an external cur-
rent sense resistor, R SENSE X , in the ground connection to the
bridge, a reference voltage, V REF , and the output of the DAC
controlled by the translator.
The use of PWM with N-channel MOSFETs provides the
most cost-effective solution for a high efficiency motor
drive. The A4989 provides all the necessary circuits to
ensure that the gate-source voltage of both high-side and
low-side external MOSFETs are above 10 V, and that there is
no cross-conduction (shoot through) in the external bridge.
Specific functions are described more fully in the following
sections.
Power Supplies
Two power connections are required. The motor power sup-
ply should be connected to VBB to provide the gate drive
levels. Power for internal logic is provided by the VDD
input. Internal logic is designed to operate from 3 to 5.5 V,
allowing the use of 3.3 or 5 V external logic interface cir-
cuits.
GND The ground pin is a reference voltage for internal logic
and analog circuits. There is no large current flow through
this pin. To avoid any noise from switching circuits, this
should have an independent trace to the supply ground star
point.
VREG The voltage at this pin is generated by a low-drop-out
linear regulator from the VBB supply. It is used to oper-
ate the low-side gate drive outputs, GL xx , and to provide
the charging current for the bootstrap capacitors, CBOOT x .
To limit the voltage drop when the charge current is pro-
vided, this pin should be decoupled with a ceramic capaci-
tor, CREG, to ground. The value C REG should typically
be 40 times the value of the bootstrap capacitor for PWM
frequencies up to 14 kHz. Above 14 kHz, the minimum
recommended value can be determined from the following
formula:
C REG > C BOOT × 3 × f PWM ,
where C REG and C BOOT are in nF, and f PWM is the maximum
PWM frequency, in kHz. V REG is monitored, and if the volt-
age becomes too low, the outputs will be disabled.
REF The reference voltage, V REF , at this pin sets the
maximum (100%) peak current. The REF input is internally
limited to 2 V when a 20 k ?? pull-up resistor is connected
between VREF and VDD . This allows the maximum refer-
ence voltage to be set without the need for an externally-
generated voltage. An external reference voltage below the
maximum can also be input on this pin. The voltage at VREF
is divided by 8 to produce the DAC reference voltage level.
OSC The internal FET control timing is derived from a
master clock running at 4 MHz typical. A resistor, ROSC,
connected from the OSC pin to GND sets the frequency (in
MHz) to approximately:
f OSC ≈ 100 / (6 + 1.9 × R OSC ) ,
where R OSC , in k ? , is typically between 50 k ? and 10 k ? .
The master oscillator period is used to derive the PWM off-
time, dead time, and blanking time.
Gate Drive
The A4989 is designed to drive external power N-channel
MOSFETs. It supplies the transient currents necessary to
quickly charge and discharge the external FET gate capaci-
tance in order to reduce dissipation in the external FET
during switching. The charge and discharge rate can be
controlled using an external resistor , RGx, in series with
the connection to the gate of the FET. Cross-conduction is
prevented by the gate drive circuits which introduce a dead
time, t DEAD , between switching one FET off and the comple-
mentary FET on. t DEAD is at least 3 periods of the master
oscillator but can be up to 1 cycle longer to allow oscillator
synchronization.
Allegro MicroSystems, LLC
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com
10
相关PDF资料 |
PDF描述 |
|---|---|
| A6595KA-T | IC PWR DRIVER 8BIT SER 20-DIP |
| A6B259KLWTR | IC PWR DRVR 8BIT ADDRESS 20SOIC |
| A6B273KLWTR | IC PWR DRVR 8BIT ADDRESS 20SOIC |
| A8287SLBTR | IC REG LNB SUPPLY/CTRL 24-SOIC |
| A8290SETTR-T | IC VOLTAGE REG SGL LNB 28-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A4990KLPTR-T | 制造商:Allegro MicroSystems LLC 功能描述:IC DVR FULL BRIDGE DUAL 20TSSOP 制造商:ALLEGRO 功能描述:AUTOMOTIVE DUAL FULL BRIDGE DR 制造商:Allegro MicroSystems LLC 功能描述:AUTOMOTIVE DUAL FULL BRIDGE DR |
| A4992KLPTR-T | 制造商:Allegro MicroSystems LLC 功能描述:AUTOMOTIVE STEPPER MOTOR DRIVE |
| A4993KLPTR-T | 功能描述:IC MOTOR DVR STEP AUTO 制造商:allegro microsystems, llc 系列:* 零件状态:有效 标准包装:4,000 |
| A4994KLPTR-T | 功能描述:IC DVR FULL BRIDGE DUAL 20TSSOP 制造商:allegro microsystems, llc 系列:* 零件状态:在售 标准包装:4,000 |
| A49FL004 | 制造商:AMICC 制造商全称:AMIC Technology 功能描述:4 Mbit CMOS 3.3Volt-only Firmware Hub/LPC Flash Memory |
发布紧急采购，3分钟左右您将得到回复。