参数资料
型号: A54SX08A-2TQ144I
厂商: Microsemi SoC
文件页数: 42/108页
文件大小: 0K
描述: IC FPGA SX 12K GATES 144-TQFP
标准包装: 60
系列: SX-A
LAB/CLB数: 768
输入/输出数: 113
门数: 12000
电源电压: 2.25 V ~ 5.25 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 144-LQFP
供应商设备封装: 144-TQFP(20x20)
SX-A Family FPGAs
v5.3
2-19
tINYH
Input Data Pad to Y High 5 V PCI
0.5
0.6
0.7
0.9
ns
tINYL
Input Data Pad to Y Low 5 V PCI
0.8
0.9
1.1
1.5
ns
tINYH
Input Data Pad to Y High 5 V TTL
0.5
0.6
0.7
0.9
ns
tINYL
Input Data Pad to Y Low 5 V TTL
0.8
0.9
1.1
1.5
ns
Input Module Predicted Routing Delays2
tIRD1
FO = 1 Routing Delay
0.3
0.4
0.6
ns
tIRD2
FO = 2 Routing Delay
0.5
0.6
0.8
ns
tIRD3
FO = 3 Routing Delay
0.6
0.7
0.8
1.1
ns
tIRD4
FO = 4 Routing Delay
0.8
0.9
1
1.4
ns
tIRD8
FO = 8 Routing Delay
1.4
1.5
1.8
2.5
ns
tIRD12
FO = 12 Routing Delay
2
2.2
2.6
3.6
ns
Table 2-14 A54SX08A Timing Characteristics (Continued)
(Worst-Case Commercial Conditions, VCCA = 2.25 V, VCCI = 3.0 V, TJ = 70°C)
Parameter
Description
–2 Speed
–1 Speed
Std. Speed
–F Speed
Units
Min. Max. Min. Max.
Min.
Max.
Min. Max.
Notes:
1. For dual-module macros, use tPD + tRD1 + tPDn , tRCO + tRD1 + tPDn , or tPD1 + tRD1 + tSUD , whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.
相关PDF资料
PDF描述
A54SX08A-2TQG144I IC FPGA SX 12K GATES 144-TQFP
A3P250-1FGG144T IC FPGA 1KB FLASH 250K 144-FBGA
A3P250-1FG144T IC FPGA 1KB FLASH 250K 144-FBGA
EP4CE40F23C9LN IC CYCLONE IV FPGA 40K 484FBGA
EP4CE40F23C8N IC CYCLONE IV FPGA 40K 484FBGA
相关代理商/技术参数
参数描述
A54SX08A-2TQ208 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2TQ208A 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2TQ208B 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2TQ208I 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs
A54SX08A-2TQ208M 制造商:未知厂家 制造商全称:未知厂家 功能描述:SX-A Family FPGAs