- 您现在的位置：买卖IC网 > PDF目录379534 > A54SX08P-TQ208 (Electronic Theatre Controls, Inc.) LM1881 Video Sync Separator; Package: MDIP; No of Pins: 8; Qty per Container: 40; Container: Rail PDF资料下载
参数资料
| 型号： | A54SX08P-TQ208 |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LM1881 Video Sync Separator; Package: MDIP; No of Pins: 8; Qty per Container: 40; Container: Rail |
| 中文描述： | 54SX家庭的FPGA |
| 文件页数： | 15/57页 |
| 文件大小： | 415K |
| 代理商： | A54SX08P-TQ208 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
v3.1
15
5 4 S X F a m ily F P G A s
A 54S X 16P AC S pec ific ations (3.3V PCI Operation)
Symbol
Parameter
Condition
0 < V
OUT
≤
0.3V
CC1
0.3V
CC
≤
V
OUT
< 0.9V
CC1
Min.
Max.
Units
Switching Current High
mA
mA
–12V
CC
I
OH(AC)
0.7V
CC
< V
OUT
< V
CC1, 2
–17.1 + (V
CC
– V
OUT
)
Equation C: on
page 16
–32V
CC
(Test Point)
V
OUT
= 0.7V
CC2
V
CC
> V
OUT
≥
0.6V
CC1
0.6V
CC
> V
OUT
> 0.1V
CC1
0.18V
CC
> V
OUT
> 0
1, 2
V
OUT
= 0.18V
CC2
–3 < V
IN
≤
–1
–3 < V
IN
≤
–1
0.2V
CC
to 0.6V
CC
load
0.6V
CC
to 0.2V
CC
load
mA
mA
mA
mA
Switching Current High
16V
CC
26.7V
OUT
I
OL(AC)
on page 16
38V
CC
(Test Point)
Low Clamp Current
High Clamp Current
Output Rise Slew Rate
3
Output Fall Slew Rate
3
I
CL
I
CH
slew
R
slew
F
Notes:
1.
–25 + (V
IN
+ 1)/0.015
25 + (V
IN
– V
OUT
– 1)/0.015
1
1
mA
mA
V/ns
V/ns
4
4
Refer to the V/I curves in
Figure9
. Switching current characteristics for REQ#and GNT#are permitted to be one half of that specified here;
i.e., half size output drivers may be used on these signals. This specification does not apply to CLK and RST#which are system outputs.
“Switching Current High” specification are not relevant to SERR# INTA# INTB# INTC# and INTD#which are open drain outputs.
Maximum current requirements must be met as drivers pull beyond the last step voltage. Equations defining these maximums (C and D)
are provided with the respective diagrams in
Figure9
. The equation defined maxima should be met by design. In order to facilitate
component testing, a maximum current test point is defined for each side of the output driver.
This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than the instantaneous rate at any point
within the transition range. The specified load (diagram below) is optional; i.e., the designer may elect to meet this parameter with an
unloaded output per the latest revision of the PCI Local Bus Specification. However, adherence to both maximum and minimum
parameters is required (the maximum is no longer simply a guideline). Rise slew rate does not apply to open drain outputs.
2.
3.
output
buffer
1/2 in. max.
V
CC
1k
10 pF
1k
pin
相关PDF资料 |
PDF描述 |
|---|---|
| A54SX08P-TQ208I | LM1894 Dynamic Noise Reduction System DNR®; Package: SOIC NARROW; No of Pins: 14; Qty per Container: 55; Container: Rail |
| A54SX08P-TQ208M | 54SX Family FPGAs |
| A54SX08P-TQ208PP | 54SX Family FPGAs |
| A54SX16-2FG208M | 54SX Family FPGAs |
| A54SX16-2FG208PP | 54SX Family FPGAs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A54SX08P-TQ208I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:54SX Family FPGAs |
| A54SX08P-TQ208M | 制造商:未知厂家 制造商全称:未知厂家 功能描述:54SX Family FPGAs |
| A54SX08P-TQ208PP | 制造商:未知厂家 制造商全称:未知厂家 功能描述:54SX Family FPGAs |
| A54SX08P-VQ208 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:54SX Family FPGAs |
| A54SX08P-VQ208I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:54SX Family FPGAs |
发布紧急采购，3分钟左右您将得到回复。