参数资料
型号: A80960HT60
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor
中文描述: 32-BIT, 60 MHz, RISC PROCESSOR, CPGA168
封装: CERAMIC, PGA-168
文件页数: 17/78页
文件大小: 835K
代理商: A80960HT60
Advance Information Datasheet
17
80960JA/JF/JD/JT 3.3 V Microprocessor
Table 3.
Pin Description — External Bus Signals (Sheet 1 of 3)
NAME
TYPE
DESCRIPTION
AD31:0
I/O
S(L)
R(X)
H(Z)
P(Q)
ADDRESS / DATA BUS
carries 32-bit physical addresses and 8-, 16- or 32-bit data
to and from memory. During an address (
T
a
) cycle, bits 31:2 contain a physical word
address (bits 0-1 indicate SIZE; see below). During a data (T
d
) cycle, read or write
data is present on one or more contiguous bytes, comprising AD31:24, AD23:16,
AD15:8 and AD7:0. During write operations, unused pins are driven to determinate
values.
SIZE, which comprises bits 0-1 of the AD lines during a
T
a
cycle, specifies the
number of data transfers during the bus transaction.
AD1
AD0
Bus Transfers
0
0
1 Transfer
0
1
2 Transfers
1
0
3 Transfers
1
1
4 Transfers
When the processor enters Halt mode, if the previous bus operation was a:
write — AD31:2 are driven with the last data value on the AD bus.
read — AD31:4 are driven with the last address value on the AD bus; AD3:2 are
driven with the value of A3:2 from the last data cycle.
Typically, AD1:0 reflect the SIZE information of the last bus transaction (either
instruction fetch or load/store) that was executed before entering Halt mode.
ALE
O
R(0)
H(Z)
P(0)
ADDRESS LATCH ENABLE
indicates the transfer of a physical address. ALE is
asserted during a
T
cycle and deasserted before the beginning of the T
d
state. It is
active HIGH and floats to a high impedance state during a hold cycle (T
h
).
ALE
O
R(1)
H(Z)
P(1)
ADDRESS LATCH ENABLE
indicates the transfer of a physical address. ALE is the
inverted version of ALE. This signal gives the 80960Jx a high degree of compatibility
with existing 80960Kx systems.
ADS
O
R(1)
H(Z)
P(1)
ADDRESS STROBE
indicates a valid address and the start of a new bus access.
The processor asserts ADS for the entire
T
a
cycle. External bus control logic typically
samples ADS at the end of the cycle.
A3:2
O
R(X)
H(Z)
P(Q)
ADDRESS3:2
comprise a partial demultiplexed address bus.
32-bit memory accesses:
the processor asserts address bits A3:2 during
T
a
. The
partial word address increments with each assertion of RDYRCV during a burst.
16-bit memory accesses:
the processor asserts address bits A3:1 during
T
a
with A1
driven on the BE1 pin. The partial short word address increments with each
assertion of RDYRCV during a burst.
8-bit memory accesses:
the processor asserts address bits A3:0 during
T
a
, with A1:0
driven on BE1:0. The partial byte address increments with each assertion of
RDYRCV during a burst.
相关PDF资料
PDF描述
A80960JF-16 EMBEDDED 32-BIT MICROPROCESSOR
A80960JF-25 EMBEDDED 32-BIT MICROPROCESSOR
A80960JT-75 EMBEDDED 32-BIT MICROPROCESSOR
A80960JT-100 EMBEDDED 32-BIT MICROPROCESSOR
A82596SX HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR
相关代理商/技术参数
参数描述
A80960HT75 制造商:Rochester Electronics LLC 功能描述:- Bulk
A80960HT75 S L2GP 制造商:Intel 功能描述:MPU i960 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 75MHz 168-Pin CPGA
A80960HT75S L2GP 制造商:Intel 功能描述:
A80960HT75SL2GP 功能描述:IC MPU I960HT 3V 75MHZ 168-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE(27x27) 包装:托盘
A80960JA-16 制造商:INTEL 制造商全称:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR