- 您现在的位置：买卖IC网 > PDF目录378264 > A80960HT60 (INTEL CORP) 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor PDF资料下载
参数资料
| 型号： | A80960HT60 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 80960HA/HD/HT 32-Bit High-Performance Superscalar Processor |
| 中文描述： | 32-BIT, 60 MHz, RISC PROCESSOR, CPGA168 |
| 封装： | CERAMIC, PGA-168 |
| 文件页数： | 20/78页 |
| 文件大小： | 835K |
| 代理商： | A80960HT60 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页
80960JA/JF/JD/JT 3.3 V Microprocessor
20
Advance Information Datasheet
Table 4.
Pin Description — Processor Control Signals, Test Signals and Power
NAME
TYPE
DESCRIPTION
CLKIN
I
CLOCK
INPUT
provides the processor’s fundamental time base; both the processor
core and the external bus run at the CLKIN rate. All input and output timings are
specified relative to a rising CLKIN edge.
RESET
I
A(L)
RESET
initializes the processor and clears its internal logic. During reset, the
processor places the address/data bus and control output pins in their idle (inactive)
states.
During reset, the input pins are ignored with the exception of LOCK/ONCE, STEST
and HOLD.
The RESET pin has an internal synchronizer. To ensure predictable processor
initialization during power up, RESET must be asserted a minimum of 10,000 CLKIN
cycles with V
CC
and CLKIN stable. On a warm reset, RESET should be asserted for
a minimum of 15 cycles.
STEST
I
S(L)
SELF TEST
enables or disables the processor’s internal self-test feature at
initialization. STEST is examined at the end of reset. When STEST is asserted, the
processor performs its internal self-test and the external bus confidence test. When
STEST is deasserted, the processor performs only the external bus confidence test.
0 = self test disabled
1 = self test enabled
FAIL
O
R(0)
H(Q)
P(1)
FAIL
indicates a failure of the processor’s built-in self-test performed during
initialization. FAIL is asserted immediately upon reset and toggles during self-test to
indicate the status of individual tests:
When self-test passes, the processor deasserts FAIL and begins operation from
user code.
When self-test fails, the processor asserts FAIL and then stops executing.
0 = self test failed
1 = self test passed
TCK
I
TEST CLOCK
is a CPU input which provides the clocking function for IEEE 1149.1
Boundary Scan Testing (JTAG). State information and data are clocked into the
processor on the rising edge; data is clocked out of the processor on the falling edge.
TDI
I
S(L)
TEST DATA INPUT
is the serial input pin for JTAG. TDI is sampled on the rising
edge of TCK, during the SHIFT-IR and SHIFT-DR states of the Test Access Port.
TDO
O
R(Q)
HQ)
P(Q)
TEST DATA OUTPUT
is the serial output pin for JTAG. TDO is driven on the falling
edge of TCK during the SHIFT-IR and SHIFT-DR states of the Test Access Port. At
other times, TDO floats. TDO does not float during ONCE mode.
TRST
I
A(L)
TEST RESET
asynchronously resets the Test Access Port (TAP) controller function
of IEEE 1149.1 Boundary Scan testing (JTAG). When using the Boundary Scan
feature, connect a pulldown resistor between this pin and V
SS
. If TAP is not used,
this pin must be connected to V
SS
; however, no resistor is required. See Section 4.3,
“Connection Recommendations” on page 40.
TMS
I
S(L)
TEST MODE SELECT
is sampled at the rising edge of TCK to select the operation of
the test logic for IEEE 1149.1 Boundary Scan testing.
V
CC
–
POWER
pins intended for external connection to a V
CC
board plane.
VCCPLL
–
PLL POWER
is a separate V
CC
supply pin for the phase lock loop clock generator. It
is intended for external connection to the V
CC
board plane. In noisy environments,
add a simple bypass filter circuit to reduce noise-induced clock jitter and its effects
on timing relationships.
VCC5
–
5 V REFERENCE VOLTAGE
input is the reference voltage for the 5 V-tolerant I/O
buffers. This signal should be connected to +5 V for use with inputs which exceed
3.3 V. If all inputs are from 3.3 V components, this pin should be connected to 3.3 V.
V
SS
NC
–
GROUND
pins intended for external connection to a V
SS
board plane.
–
NO CONNECT
pins. Do not make any system connections to these pins.
相关PDF资料 |
PDF描述 |
|---|---|
| A80960JF-16 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JF-25 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JT-75 | EMBEDDED 32-BIT MICROPROCESSOR |
| A80960JT-100 | EMBEDDED 32-BIT MICROPROCESSOR |
| A82596SX | HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A80960HT75 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| A80960HT75 S L2GP | 制造商:Intel 功能描述:MPU i960 制造商:Intel 功能描述:MPU i960? Processor RISC 32-Bit 75MHz 168-Pin CPGA |
| A80960HT75S L2GP | 制造商:Intel 功能描述: |
| A80960HT75SL2GP | 功能描述:IC MPU I960HT 3V 75MHZ 168-PGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微处理器 系列:- 标准包装:40 系列:MPC83xx 处理器类型:32-位 MPC83xx PowerQUICC II Pro 特点:- 速度:267MHz 电压:0.95 V ~ 1.05 V 安装类型:表面贴装 封装/外壳:516-BBGA 裸露焊盘 供应商设备封装:516-PBGAPGE（27x27） 包装:托盘 |
| A80960JA-16 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:EMBEDDED 32-BIT MICROPROCESSOR |
发布紧急采购，3分钟左右您将得到回复。