- 您现在的位置：买卖IC网 > PDF目录16619 > AD5273EVAL (Analog Devices Inc)BOARD EVAL FOR AD5273 PDF资料下载
参数资料
| 型号： | AD5273EVAL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 20/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5273 |
| 标准包装： | 1 |
| 主要目的： | 数字电位器 |
| 已用 IC / 零件： | AD5273 |
| 已供物品： | 板 |
| 相关产品： | AD5273BRJZ10-R7DKR-ND - IC DGTL POT 64P 10K OTP SOT23-8 AD5273BRJZ50-REEL7TR-ND - IC POT DGTL 50K 64POS SOT23 AD5273BRJZ100-R7TR-ND - IC POT DGTL 1K 64POS SOT23 AD5273BRJZ1-REEL7TR-ND - IC POT DGTL 1K 64POS SOT23 AD5273BRJZ10-R7CT-ND - IC DGTL POT 64P 10K OTP SOT23-8 AD5273BRJZ10-R7TR-ND - IC DGTL POT 64P 10K OTP SOT23-8 AD5273BRJ10-R2CT-ND - IC DGTL POT 10K 64POS SOT23-8 AD5273BRJ1-R2CT-ND - IC DGTL POT 1K 64POS SOT23-8 AD5273BRJ100-R2CT-ND - IC DGTL POT 100K 64POS SOT23-8 AD5273BRJ50-R2CT-ND - IC DGTL POT 50K 64POS SOT23-8 |
AD5273
Rev. H | Page 5 of 24
Parameter
Symbol
Test Conditions/Comments
Min
Typ1
Max
Unit
Power Dissipation12
PDISS
VIH = 5 V or VIL = 0 V, VDD = 5 V
0.5
27.5
μW
Power Supply Sensitivity
PSRR
RAB = 1 kΩ
0.3
+0.3
%/%
PSRR
RAB = 10 kΩ, 50 kΩ, 100 kΩ
0.05
+0.05
%/%
DYNAMIC CHARACTERISTICS7, 13, 14
Bandwidth, 3 dB
BW_1 kΩ
RAB = 1 kΩ, code = 0x20
6000
kHz
BW_10 kΩ
RAB = 10 kΩ, code = 0x20
600
kHz
BW_50 kΩ
RAB = 50 kΩ, code = 0x20
110
kHz
BW_100 kΩ
RAB = 100 kΩ, code = 0x20
60
kHz
Total Harmonic Distortion
THDW
VA = 1 V rms, RAB = 1 kΩ, VB = 0 V,
f = 1 kHz
0.05
%
Adjustment Settling Time
tS1
VA = 5 V ± 1 LSB error band,
VB = 0 V, measured at VW
5
μs
Power-Up Settling Time—
After Fuses Blown
tS2
VA = 5 V ± 1 LSB error band,
VB = 0 V, measured at VW, VDD = 5 V
5
μs
Resistor Noise Voltage
eN_WB
RAB = 1 kΩ, f = 1 kHz, code = 0x20
3
nV/√Hz
INTERFACE TIMING CHARACTERISTICS7,14,15
Applies to all parts
SCL Clock Frequency
fSCL
400
kHz
tBUF Bus Free Time Between
Stop and Start
t1
1.3
μs
tHD; STA Hold Time
(Repeated Start)
t2
After this period, the first clock
pulse is generated
0.6
μs
tLOW Low Period of SCL Clock
t3
1.3
μs
tHIGH High Period of SCL Clock
t4
0.6
50
μs
tSU; STA Setup Time for
Start Condition
t5
0.6
μs
tHD; DAT Data Hold Time
t6
0.9
μs
tSU; DAT Data Setup Time
t7
0.1
μs
tF Fall Time of Both SDA and
SCL Signals
t8
0.3
μs
tR Rise Time of Both SDA and
SCL Signals
t9
0.3
μs
tSU; STO Setup Time for Stop Condition
t10
0.6
μs
OTP Program Time
t11
400
ms
1 Typical values represent average readings at 25°C, VDD = 5 V, and VSS = 0 V.
2 Resistor position nonlinearity error, R-INL, is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3 VAB = VDD, wiper (VW) = no connect.
4 RWB/T = RWA/T. Temperature coefficient is code-dependent; see the Typical Performance Characteristics section.
5 INL and DNL are measured at VW. INL with the RDAC configured as a potentiometer divider similar to a voltage output DAC. VW with the RDAC configured as a
potentiometer divider similar to a voltage output DAC. VA = VDD and VB = 0 V. DNL specification limits of ±1 LSB maximum are guaranteed monotonic operating
conditions.
6 The A, B, and W resistor terminals have no limitations on polarity with respect to each other.
7 Guaranteed by design; not subject to production test.
8 The minimum voltage requirement on the VIH is 0.7 × VDD. For example, VIH min = 3.5 V when VDD = 5 V. It is typical for the SCL and SDA resistors to be pulled up to VDD.
However, care must be taken to ensure that the minimum VIH is met when the SCL and SDA are driven directly from a low voltage logic controller without pull-up resistors.
9 Different from the operating power supply; the power supply for OTP is used one time only.
10 Different from the operating current; the supply current for OTP lasts approximately 400 ms for the one time it is needed.
11 See Figure 28 for the energy plot during the OTP program.
12 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
13 Bandwidth, noise, and settling time depend on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth.
The highest R value results in the minimum overall power consumption.
14 All dynamic characteristics use VDD = 5 V.
15 See Figure 29 for the location of the measured values.
相关PDF资料 |
PDF描述 |
|---|---|
| ELC-18B332L | COIL CHOKE 3300UH RADIAL |
| VI-B1D-EX | CONVERTER MOD DC/DC 85V 75W |
| H3CKH-2036G | IDC CABLE - HKC20H/AE20G/HPK20H |
| V110B24E150BL | CONVERTER MOD DC/DC 24V 150W |
| ASM06DSES-S243 | CONN EDGECARD 12POS .156 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5274 | 制造商:AD 制造商全称:Analog Devices 功能描述:1024-/256-Position, 1% Resistor Tolerance Error, I2C Interface and 50-TP Memory Digital Rheostat |
| AD5274BCPZ-100-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5274BCPZ-20-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5274BRMZ-100 | 功能描述:IC RHEOSTAT 5V 50TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5274BRMZ-100-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。