- 您现在的位置：买卖IC网 > PDF目录16619 > AD5273EVAL (Analog Devices Inc)BOARD EVAL FOR AD5273 PDF资料下载
参数资料
| 型号： | AD5273EVAL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD5273 |
| 标准包装： | 1 |
| 主要目的： | 数字电位器 |
| 已用 IC / 零件： | AD5273 |
| 已供物品： | 板 |
| 相关产品： | AD5273BRJZ10-R7DKR-ND - IC DGTL POT 64P 10K OTP SOT23-8 AD5273BRJZ50-REEL7TR-ND - IC POT DGTL 50K 64POS SOT23 AD5273BRJZ100-R7TR-ND - IC POT DGTL 1K 64POS SOT23 AD5273BRJZ1-REEL7TR-ND - IC POT DGTL 1K 64POS SOT23 AD5273BRJZ10-R7CT-ND - IC DGTL POT 64P 10K OTP SOT23-8 AD5273BRJZ10-R7TR-ND - IC DGTL POT 64P 10K OTP SOT23-8 AD5273BRJ10-R2CT-ND - IC DGTL POT 10K 64POS SOT23-8 AD5273BRJ1-R2CT-ND - IC DGTL POT 1K 64POS SOT23-8 AD5273BRJ100-R2CT-ND - IC DGTL POT 100K 64POS SOT23-8 AD5273BRJ50-R2CT-ND - IC DGTL POT 50K 64POS SOT23-8 |
AD5273
Rev. H | Page 17 of 24
I2C CONTROLLER PROGRAMMING
Write Bit Patterns
ACK. BY
AD5273
ACK. BY
AD5273
ACK. BY
AD5273
SDA
FRAME 1
SLAVE ADDRESS BYTE
SCL
STOP BY
MASTER
START BY
MASTER
0
1
0
11
0
AD0 R/W
0
X
XD5
D4
D3
D2
D1
D0
80
8
FRAME 2
INSTRUCTION BYTE
FRAME 1
DATA BYTE
03224-043
Figure 42. Writing to the RDAC Register
ACK. BY
AD5273
ACK. BY
AD5273
ACK. BY
AD5273
FRAME 1
SLAVE ADDRESS BYTE
STOP BY
MASTER
START BY
MASTER
FRAME 2
INSTRUCTION BYTE
FRAME 1
DATA BYTE
03224-044
SDA
SCL
0
1
0
11
0
AD0 R/W
1
X
XX
X
D5
D4D3D2
D1
D0
8
0
8
08
Figure 43. Activating One-Time Programming
Read Bit Pattern
ACK. BY
AD5273
NO ACK. BY
AD5273
FRAME 1
SLAVE ADDRESS BYTE
STOP BY
MASTER
START BY
MASTER
FRAME 2
DATA BYTE FROM SELECTED
RDAC REGISTER
03224-059
SDA
SCL
0
1
0
11
0
AD0 R/W
E1
E0
D5
D4
D3
D2
D1
D0
0
8
08
Figure 44. Reading Data from the RDAC Register
For users who do not use the software solution, the AD5273 can
be controlled via an I2C-compatible serial bus and is connected
to this bus as a slave device. Referring to Figure 42, Figure 43,
follows:
1.
The master initiates data transfer by establishing a start
condition. A start condition is defined as a high-to-low
transition on the SDA line while SCL is high, as shown in
Figure 42. The byte following the start condition is the
slave address byte, which consists of six MSBs defined as
010110. The next bit is AD0; it is an I2C device address bit.
Depending on the states of the AD0 bits, two AD5273s can
be addressed on the same bus, as shown in Figure 45. The
last LSB is the R/W bit, which determines whether data is
read from or written to the slave device.
The slave address corresponding to the transmitted address
responds by pulling the SDA line low during the ninth
clock pulse (this is termed the acknowledge bit). At this
stage, all other devices on the bus remain idle while the
selected device waits for data to be written to or read from
its serial register.
2.
A write operation contains one more instruction byte than
the read operation. The instruction byte in the write mode
follows the slave address byte. The MSB of the instruction
byte labeled T is the OTP bit. After acknowledging the
instruction byte, the last byte in the write mode is the data
byte. Data is transmitted over the serial bus in sequences of
nine clock pulses (eight data bits followed by an acknowl-
edge bit). The transitions on the SDA line must occur during
the low period of SCL and remain stable during the high
period of SCL, as shown in Figure 42.
3.
In read mode, the data byte follows immediately after the
acknowledgment of the slave address byte. Data is trans-
mitted over the serial bus in sequences of nine clock pulses
(slight difference from write mode, there are eight data bits
followed by a no acknowledge bit). Similarly, the transitions
on the SDA line must occur during the low period of SCL
and remain stable during the high period of SCL, as shown
in Figure 44.
相关PDF资料 |
PDF描述 |
|---|---|
| ELC-18B332L | COIL CHOKE 3300UH RADIAL |
| VI-B1D-EX | CONVERTER MOD DC/DC 85V 75W |
| H3CKH-2036G | IDC CABLE - HKC20H/AE20G/HPK20H |
| V110B24E150BL | CONVERTER MOD DC/DC 24V 150W |
| ASM06DSES-S243 | CONN EDGECARD 12POS .156 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5274 | 制造商:AD 制造商全称:Analog Devices 功能描述:1024-/256-Position, 1% Resistor Tolerance Error, I2C Interface and 50-TP Memory Digital Rheostat |
| AD5274BCPZ-100-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5274BCPZ-20-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
| AD5274BRMZ-100 | 功能描述:IC RHEOSTAT 5V 50TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:1 系列:- 接片:256 电阻（欧姆）:100k 电路数:1 温度系数:标准值 35 ppm/°C 存储器类型:非易失 接口:3 线串口 电源电压:2.7 V ~ 5.25 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WDFN 裸露焊盘 供应商设备封装:8-TDFN-EP（3x3） 包装:剪切带 (CT) 产品目录页面:1399 (CN2011-ZH PDF) 其它名称:MAX5423ETA+TCT |
| AD5274BRMZ-100-RL7 | 功能描述:IC RHEOSTAT 5V 50-TP 256 10MSOP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数字电位器 系列:- 标准包装:3,000 系列:DPP 接片:32 电阻（欧姆）:10k 电路数:1 温度系数:标准值 300 ppm/°C 存储器类型:非易失 接口:3 线串行（芯片选择，递增，增/减） 电源电压:2.5 V ~ 6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-WFDFN 裸露焊盘 供应商设备封装:8-TDFN（2x3） 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。