- 您现在的位置：买卖IC网 > PDF目录8746 > AD5310BRMZ-REEL7 (Analog Devices Inc)IC DAC 10BIT R-R W/BUFF 8-MSOP PDF资料下载
参数资料
| 型号： | AD5310BRMZ-REEL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/16页 |
| 文件大小： | 0K |
| 描述： | IC DAC 10BIT R-R W/BUFF 8-MSOP |
| 产品培训模块： | Data Converter Fundamentals DAC Architectures |
| 标准包装： | 1,000 |
| 设置时间： | 6µs |
| 位数： | 10 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 电压电源： | 单电源 |
| 功率耗散（最大）： | 1.25mW |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP，8-MSOP（0.118"，3.00mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 1 电压，单极；1 电压，双极 |
| 采样率（每秒）： | 167k |
AD5310
Data Sheet
Rev. B | Page 12 of 16
SYNC INTERRUPT
In a normal write sequence, the SYNC line is kept low for at
least 16 falling edges of SCLK, and the DAC is updated on the
16th falling edge. However, if SYNC is brought high before the
16th falling edge, this acts as an interrupt to the write sequence.
The shift register is reset, and the write sequence is seen as
invalid. Neither an update of the DAC register contents or a
change in the operating mode occurs (see Figure 28).
POWER-ON RESET
The AD5310 contains a power-on reset circuit that controls the
output voltage during power-up. The DAC register is filled with
0s, and the output voltage is 0 V. It remains there until a valid
write sequence is performed to the DAC. This is useful in
applications where it is important to know the state of the
output of the DAC while it is in the process of powering up.
POWER-DOWN MODES
The AD5310 contains four separate modes of operation. These
modes are software programmable by setting two bits (DB13
and DB12) in the control register. Table 5 shows how the state
of the bits corresponds to the mode of operation of the device.
Table 5. Modes of Operation for the AD5310
Operating Mode
DB13
DB12
Normal Operation
0
Power-Down Modes
1 kΩ to GND
0
1
100 kΩ to GND
1
0
Three-State
1
When both bits are set to 0, the part works normally with its
normal power consumption of 140 A at 5 V. However, for the
three power-down modes, the supply current falls to 200 nA at
5 V (50 nA at 3 V). Not only does the supply current fall, but
the output stage is also internally switched from the output of
the amplifier to a resistor network of known values. This has the
advantage of knowing the output impedance of the part when
the part is in power-down mode. There are three options. The
output is connected internally to GND through a 1 k resistor,
a 100 k resistor, or it is left open-circuited (three-state). The
output stage is illustrated in Figure 26.
Figure 26. Output Stage During Power-Down
The bias generator, the output amplifier, the resistor string, and
other associated linear circuitry are all shut down when the
power-down mode is activated. However, the contents of the
DAC register are unaffected when in power-down. The time to
exit power-down is typically 2.5 s for VDD = 5 V and 5 s for
MICROPROCESSOR INTERFACING
AD5310 to ADSP-2101 Interface
Figure 27 shows a serial interface between the AD5310 and the
ADSP-2101. The ADSP-2101 should be set up to operate in the
SPORT transmit alternate framing mode. The ADSP-2101SPORT
is programmed through the SPORT control register and should
be configured as follows: internal clock operation, active low
framing, 16-bit word length. Transmission is initiated by writing
a word to the Tx register after the SPORT has been enabled.
Figure 27. AD5310 to ADSP-2101 Interface
Figure 28. SYNC Interrupt Facility
ADSP-2101*
AD5310*
*ADDITIONAL PINS OMITTED FOR CLARITY
TFS
DT
SCLK
SYNC
DIN
SCLK
相关PDF资料 |
PDF描述 |
|---|---|
| NBSG11MNG | IC CLOCK BUFFER 1:2 12GHZ 16-QFN |
| MC100LVEP210FAG | IC CLOCK BUFFER 1:5 3GHZ 32-LQFP |
| MC100LVE222FAG | IC CLK BUFF DVDR MUX 2:15 52LQFP |
| XRD5410AIDTR-F | IC DAC 10BIT SRL 8SOIC |
| MC100LVEP14DTR2G | IC CLOCK BUFFER MUX 2:5 20-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5310BRT | 制造商:Analog Devices 功能描述: |
| AD5310BRT-500RL7 | 功能描述:IC DAC 10BIT R-R W/BUFF SOT23-6 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 设计资源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 标准包装:10,000 系列:- 设置时间:- 位数:12 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-8 薄型，TSOT-23-8 供应商设备封装:TSOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:2.7M |
| AD5310BRT-R2 | 功能描述:INTEGRATED CIRCUIT 制造商:analog devices inc. 系列:* 包装:带卷（TR） 零件状态:最後搶購 封装/外壳:SOT-23-6 供应商器件封装:SOT-23-6 标准包装:1 |
| AD5310BRT-REEL | 功能描述:IC DAC 10BIT R-R W/BUFF SOT23-6 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压，单极 采样率（每秒）:* 产品目录页面:1398 (CN2011-ZH PDF) |
| AD5310BRT-REEL7 | 功能描述:IC DAC 10BIT R-R W/BUFF SOT-23 RoHS:否 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Data Converter Fundamentals DAC Architectures 设计资源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 标准包装:10,000 系列:- 设置时间:- 位数:12 数据接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 转换器数目:1 电压电源:单电源 功率耗散（最大）:- 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:SOT-23-8 薄型，TSOT-23-8 供应商设备封装:TSOT-23-8 包装:带卷 (TR) 输出数目和类型:1 电流，单极；1 电流，双极 采样率（每秒）:2.7M |
发布紧急采购，3分钟左右您将得到回复。