参数资料
型号: AD5390BCP-3-REEL
厂商: ANALOG DEVICES INC
元件分类: DAC
英文描述: 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
中文描述: SERIAL INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, QCC64
封装: 9 X 9 MM, MO-220VMMD-4, LFCSP-64
文件页数: 23/44页
文件大小: 1319K
代理商: AD5390BCP-3-REEL
AD5390/AD5391/AD5392
FUNCTIONAL DESCRIPTION
DAC ARCHITECTURE—GENERAL
The AD5390/AD5391 are complete single-supply, 16-channel,
voltage output DACs offering a resolution of 14 bits and 12 bits,
respectively. The AD5392 is a complete single-supply, 8-channel,
voltage output DAC offering 14-bit resolution. All devices are
available in 64-lead LFCSP and 52-lead LQFP packages and
feature serial interfaces. This family includes an internal select-
able 1.25 V/2.5 V, 10 ppm/°C reference that can be used to drive
the buffered reference inputs (alternatively, an external refer-
ence can be used to drive these inputs). All channels have an on-
chip output amplifier with rail-to-rail output capable of driving
a 5 kΩ in parallel with a 200 pF load.
Rev. A | Page 23 of 44
The architecture of a single DAC channel consists of a 12-bit
and 14-bit resistor-string DAC followed by an output buffer
amplifier operating at a gain of 2. This resistor-string archi-
tecture guarantees DAC monotonicity. The 12-bit and 14-bit
binary digital code loaded to the DAC register deter-mines at
what node on the string the voltage is tapped off before being
fed to the output amplifier. Each channel on these devices con-
tains independent offset and gain control registers, allowing the
user to digitally trim offset and gain.
0
x1 INPUT
REG
m REG
c REG
x2
DAC
14-BIT
INPUT
DATA
R
R
AVDD
VOUT
VREF
Figure 31. AD5390/92 Single-Channel Architecture
These registers let the user calibrate out errors in the complete
signal chain including the DAC using the internal m and c
registers, which hold the correction factors. All channels are
double-buffered, allowing synchronous updating of all channels
using the LDAC pin. Figure 31 shows a block diagram of a
single channel on the AD5390/AD5391/AD5392.
The digital input transfer function for each DAC can be
represented as
(
)
(
)
1
2
1
2
/
(
2
+
×
+
=
n
n
c
x
m
x
where:
x
2 is the data-word loaded to the resistor-string DAC.
x
1 is the 12-bit and 14-bit data-word written to the DAC input
register.
m
is the 12-bit and 14-bit gain coefficient (default is all 0x3FFE
on the AD5390/AD5392 and 0xFFE on the AD5391). The LSB
of the gain coefficient is zero.
n
= DAC resolution (
n
= 14 for the AD5390/AD5392 and
n
= 12 for the AD5391).
c
is the 12-bit and 14-bit offset coefficient (default is 0x2000 on
the AD5390/AD5392 and 0x800 on the AD5391).
The complete transfer function for these devices can be
represented as
n
x
VREF
VOUT
2
/
2
×
×
=
where:
x
2 is the data-word loaded to the resistor-string DAC.
V
REF
is the reference voltage applied to the REFIN/REFOUT pin
on the DAC when an external reference is used, 2.5 V for
specified performance on the AD539x-5 products and 1.25 V
on the AD539x-3 products.
相关PDF资料
PDF描述
AD5391BCP-3-REEL 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
AD5391BST-3 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
AD5391BST-5 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
AD5391BST-5-REEL 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
AD5392 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs
相关代理商/技术参数
参数描述
AD5390BCP-3-REEL7 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R
AD5390BCP-5 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT DAC 16CH 5V 5390 LFCSP-64
AD5390BCP-5-REEL 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R
AD5390BCP-5-REEL7 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R
AD5390BCP-U1 制造商:Analog Devices 功能描述:DAC HEXADECIMAL RES-STRING 14BIT 64LFCSP - Bulk