- 您现在的位置：买卖IC网 > PDF目录373878 > AD5390BCP-3-REEL (ANALOG DEVICES INC) 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs PDF资料下载
参数资料
| 型号： | AD5390BCP-3-REEL |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | DAC |
| 英文描述： | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| 中文描述： | SERIAL INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, QCC64 |
| 封装： | 9 X 9 MM, MO-220VMMD-4, LFCSP-64 |
| 文件页数： | 35/44页 |
| 文件大小： | 1319K |
| 代理商： | AD5390BCP-3-REEL |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
AD5390/AD5391/AD5392
HARDWARE FUNCTIONS
RESET FUNCTION
Bringing the RESET line low resets the contents of all internal
registers to their power-on reset state. RESET is a negative edge-
sensitive input. The default corresponds to m at full scale and
c at zero scale. The contents of all DAC registers are cleared
setting the outputs to 0 V. This sequence takes 270 μs maximum.
The falling edge of RESET initiates the reset process. BUSY goes
low for the duration, returning high when RESET is complete.
While BUSY is low, all interfaces are disabled and all LDAC
pulses are ignored. When BUSY returns high, the part resumes
normal operation, and the status of the RESET pin is ignored
until the next falling edge is detected.
Rev. A | Page 35 of 44
ASYNCHRONOUS CLEAR FUNCTION
CLR is negative-edge-triggered and BUSY goes low for the
duration of the CLR execution. Bringing the CLR line low clears
the contents of the DAC registers to the data contained in the
user-configurable CLR register and sets the analog outputs
accordingly. This function can be used in system calibration to
load zero scale and full scale to all channels together. The
execution time for a CLR is 20 μs on the AD5390/AD5391 and
15 μs on the AD5392.
BUSY AND LDAC FUNCTIONS
BUSY is a digital CMOS output indicating the status of the
AD539x devices. BUSY goes low during internal calculations
of x2 data. If LDAC is taken low while BUSY is low, this event
is stored. The user can hold the LDAC input permanently low
and, in this case, the DAC outputs update immediately after
BUSY goes high. BUSY also goes low during a power-on reset
and when a falling edge is detected on the RESET pin. During
this time, all interfaces are disabled and any events on LDAC
are ignored.
The AD539x products contain an extra feature whereby a DAC
register is not updated unless its x2 register has been written to
since the last time LDAC was brought low. Normally, when
LDAC is brought low, the DAC registers are filled with the
contents of the x2 registers. However, these devices update the
DAC register only if the x2 data has changed, thereby removing
unnecessary digital crosstalk.
POWER-ON RESET
The AD539x products contain a power-on reset generator and
state machine. The power-on reset resets all registers to a
predefined state, and the analog outputs are configured as high
impedance outputs. The BUSY pin goes low during the power-
on reset sequence, preventing data writes to the device.
POWER-DOWN
The AD539x products contain a global power-down feature that
puts all channels into a low power mode, reducing the analog
power consumption to 1 μA maximum and the digital power
consumption to 20 μA maximum. In power-down mode, the
output amplifier can be configured as a high impedance output
or provide a 100 k load to ground. The contents of all internal
registers are retained in power-down mode. When exiting
power-down, the settling time of the amplifier elapses before
the outputs settle to their correct value.
MICROPROCESSOR INTERFACING
AD539x to MC68HC11
The serial peripheral interface (SPI) on the MC68HC11 is
configured for master mode (MSTR = 1), clock polarity bit
(CPOL) = 0, and the clock phase bit (CPHA) = 1. The SPI is
configured by writing to the SPI control register (SPCR)—see
the 68HC11 User Manual. SCK of the MC68HC11 drives the
SCLK of the AD539x, the MOSI output drives the serial data
line (DIN) of the AD539x, and the MISO input is driven from
D
OUT
. The SYNC signal is derived from a port line (PC7). When
data is being transmitted to the AD539x, the SYNC line is taken
low (PC7). Data appearing on the MOSI output is valid on the
falling edge of SCK. Serial data from the MC8HC11 is
transmitted in 8-bit bytes with only eight falling clock edges
occurring in the transmit cycle.
0
DV
DD
MC68HC11
SDO
DIN
AD539x
SCLK
RESET
SYNC
MISO
MOSI
SCK
PC7
SER/PAR
SPI/1
2
C
Figure 36. AD539x-MC68HC11 Interface
相关PDF资料 |
PDF描述 |
|---|---|
| AD5391BCP-3-REEL | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5391BST-3 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5391BST-5 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5391BST-5-REEL | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
| AD5392 | 8-/16-Channel, 3 V/5 V, Serial Input, Single- Supply, 12-/14-Bit Voltage Output DACs |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD5390BCP-3-REEL7 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R |
| AD5390BCP-5 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP 制造商:Analog Devices 功能描述:14BIT DAC 16CH 5V 5390 LFCSP-64 |
| AD5390BCP-5-REEL | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R |
| AD5390BCP-5-REEL7 | 制造商:Analog Devices 功能描述:DAC 16-CH Resistor-String 14-bit 64-Pin LFCSP EP T/R |
| AD5390BCP-U1 | 制造商:Analog Devices 功能描述:DAC HEXADECIMAL RES-STRING 14BIT 64LFCSP - Bulk |
发布紧急采购，3分钟左右您将得到回复。