参数资料
| 型号： | AD640JNZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/16页 |
| 文件大小： | 0K |
| 描述： | IC AMP LOG 2.3MA 20DIP |
| 标准包装： | 1 |
| 放大器类型： | 对数 |
| 电路数： | 1 |
| -3db带宽： | 350MHz |
| 电流 - 输入偏压： | 7µA |
| 电压 - 输入偏移： | 50µV |
| 电流 - 电源： | 35mA |
| 电流 - 输出 / 通道： | 2.3mA |
| 电压 - 电源，单路/双路(±)： | ±4.5 V ~ 7.5 V |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 20-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 20-PDIP |
| 包装： | 管件 |
AD640
REV. C
–12–
can be adjusted by adding or subtracting a small current to the
output. Since the slope current is 1 mA/decade, a 50
A incre-
ment will move the intercept by 1 dB. Note that any error in
this current will invalidate the calibration of the AD640. For
example, if one of the 5 V supplies were used with a resistor to
generate the current to reposition the intercept by 20 dB, a
±10% variation in this supply will cause a ±2 dB error in the
absolute calibration. Of course, slope calibration is unaffected.
Source Resistance and Input Offset
The bias currents at the signal inputs (Pins 1 and 20) are typi-
cally 7
A. These flow in the source resistances and generate
input offset voltages which may limit the dynamic range because
the AD640 is direct coupled and an offset is indistinguishable
from a signal. It is good practice to keep the source resistances
as low as possible and to equalize the resistance seen at each
input. For example, if the source resistance to Pin 20 is 100
, a
compensating resistor of 100
should be placed in series with
Pin l. The residual offset is then due to the bias current offset,
which is typically under 1
A, causing an extra offset uncertainty
of 100
V in this example. For a single AD640 this will rarely be
troublesome, but in some applications it may need to be nulled
out, along with the internal voltage offset component. This may
be achieved by adding an adjustable voltage of up to
±250 V at
the unused input. (Pins l and 20 may be interchanged with no
change in function.)
In most applications there will be no need to use any offset
adjustment. However, a general offset trimming circuit is shown
in Figure 25. RS is the source resistance of the signal. Note: 50
rf sources may include a blocking capacitor and have no dc path to
ground, or may be transformer coupled and have a near zero resis-
tance to ground. Determine whether the source resistance is zero,
25
or 50 (with the generator terminated in 50 ) to find
the correct value of bias compensating resistor, RB, which
should optimally be equal to RS, unless RS = 0, in which case
use RB = 5
. The value of R
OS should be set to 20,000 RB to
provide a
±250 V trim range. To null the offset, set the source
voltage to zero and use a DVM to observe the logarithmic out-
put voltage. Recall that the LOG OUT current of the AD640
exhibits an absolute value response to the input voltage, so the offset
potentiometer is adjusted to the point where the logarithmic output
“turns around” (reaches a local maximum or minimum).
–5V
(SOURCE RESISTANCE
OF TERMINATED
GENERATOR)
RB
19
20
12
AD640
ROS
RS
+5V
20k
Figure 25. Optional Input Offset Voltage Nulling Circuit;
See Text for Component Values
At high frequencies it may be desirable to insert a coupling
capacitor and use a choke between Pin 20 and ground, when
Pin 1 should be taken directly to ground. Alternatively, trans-
former coupling may be used. In these cases, there is no added
offset due to bias currents. When using two dc coupled AD640s
(overall gain 100,000), it is impractical to maintain a sufficiently
low offset voltage using a manual nulling scheme. The section
CASCADED OPERATION explains how the offset can be
automatically nulled to submicrovolt levels by the use of a nega-
tive feedback network.
Using Higher Supply Voltages
The AD640 is calibrated using
±5 V supplies. Scaling is very
insensitive to the supply voltages (see dc SPECIFICATIONS)
and higher supply voltages will not directly cause significant
errors. However, the AD640 power dissipation must be kept
below 500 mW in the interest of reliability and long-term stabil-
ity. When using well regulated supply voltages above
±6 V, the
decoupling resistors shown in the application schematics can be
increased to maintain
±5 V at the IC. The resistor values are
calculated using the specified maximum of 15 mA current into
the +VS terminal (Pin 12) and a maximum of 60 mA into the
–VS terminal (Pin 7). For example, when using
±9 V supplies, a
resistor of (9 V–5 V)/15 mA, about 261
, should be included in
the +VS lead to each AD640, and (9 V–5 V)/60 mA, about 64.9
,
in each –VS lead. Of course, asymmetric supplies may be dealt
with in a similar way.
Using the Attenuator
In applications where the signal amplitude is sufficient, the on-
chip attenuator should be used because it provides a tempera-
ture independent dynamic range (compare Figures 18 and 19).
Figure 26 shows this attenuator in more detail. R1 is a thin-film
resistor of nominally 270
and low temperature coefficient
(TC). It is trimmed to calibrate the intercept to 10 mV dc (or
–24 dBm for sinusoidal inputs), that is, to an attenuation of
nominally 20 dBs at 27
°C. R2 has a nominal value of 30 and
has a high positive TC, such that the overall attenuation factor
is 0.33%/
°C at 27°C. This results in a transmission factor that is
proportional to absolute temperature, or PTAT. (See Intercept
Stabilization for further explanation.) To improve the accuracy
of the attenuator, the ATN COM nodes are bonded to both
Pin 3 and Pin 4. These should be connected directly to the “SIG-
NAL LOW” of the source (for example, to the grounded side of
the signal connector, as shown in Figure 32) not to an arbitrary
point on the ground plane.
4
3
2
15
17
18
19
20
16
ATN
COM
SIG
–IN
SIG
+IN
ATN
COM
ATN
LO
ATN
IN
R3
R4
R1
R2
ATN
OUT
FIRST
AMPLIFIER
INPUT
AD640
Figure 26. Details of the Input Attenuator
R4 is identical to R2, and in shunt with R3 (270
thin film)
forms a 27
resistor with the same TC as the output resistance
of the attenuator. By connecting Pin 1 to ATN LOW (Pin 2)
this resistance minimizes the offset caused by bias currents. The
offset nulling scheme shown in Figure 25 may still be used, with
the external resistor RB omitted and ROS = 500 k. Offset sta-
bility is improved because the compensating voltage introduced
at Pin 20 is now PTAT. Drifts of under 1
V/°C (referred to
Pins 1 and 20) can be maintained using the attenuator.
相关PDF资料 |
PDF描述 |
|---|---|
| 2524-6003UB | CONN HEADER 24POS STR GOLD T/H |
| 2516-5003UB | CONN HEADER 16POS R/A GOLD T/H |
| 2524-5002UB | SHROUDED HEADER 24 POS RT ANGLE |
| TMM-108-02-L-D | CONN HEADER 16POS DBL 2MM T/H |
| 77317-812-34LF | CONN HEADER .100 2ROW R/A 34POS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD640JNZ | 制造商:Analog Devices 功能描述:Operational Amplifier (Op-Amp) IC |
| AD640JP | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有关文件:TS1854A View All Specifications 标准包装:50 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.25 V/µs 增益带宽积:630kHz -3db带宽:- 电流 - 输入偏压:16nA 电压 - 输入偏移:1000µV 电流 - 电源:162µA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 |
| AD640JP-REEL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| AD640JP-REEL7 | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:- 放大器类型:通用 电路数:1 输出类型:满摆幅 转换速率:0.11 V/µs 增益带宽积:350kHz -3db带宽:- 电流 - 输入偏压:4nA 电压 - 输入偏移:20µV 电流 - 电源:260µA 电流 - 输出 / 通道:20mA 电压 - 电源，单路/双路(±):2.7 V ~ 36 V，±1.35 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SO 包装:带卷 (TR) |
| AD640JPZ | 功能描述:IC AMP LOG 2.3MA 20PLCC RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 其它有关文件:TS1854A View All Specifications 标准包装:50 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.25 V/µs 增益带宽积:630kHz -3db带宽:- 电流 - 输入偏压:16nA 电压 - 输入偏移:1000µV 电流 - 电源:162µA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SO 包装:管件 |
发布紧急采购，3分钟左右您将得到回复。