- 您现在的位置：买卖IC网 > PDF目录22157 > AD652JP (Analog Devices Inc)IC V-F CONV SYNCH MONO 5V 20PLCC PDF资料下载
参数资料
| 型号： | AD652JP |
| 厂商： | Analog Devices Inc |
| 文件页数： | 16/28页 |
| 文件大小： | 779K |
| 描述： | IC V-F CONV SYNCH MONO 5V 20PLCC |
| 标准包装： | 1 |
| 类型： | 电压至频率 |
| 频率 - 最大： | 2MHz |
| 全量程： | ±25ppm/°C |
| 线性： | ±0.005% |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-LCC（J 形引线） |
| 供应商设备封装： | 20-PLCC（9x9） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页当前第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AD652
Rev. C | Page 16 of 28
DECOUPLING AND GROUNDING
It is good engineering practice to use bypass capacitors on the
supply-voltage pins, and to insert small valued resistors (10 & to
100 &) in the supply lines to provide a measure of decoupling
between the various circuits in a system. Ceramic capacitors of
0.1 礔 to 1.0 礔 should be applied between the supply voltage
pins and analog signal ground for proper bypassing on the
AD652.
Additionally, a larger board-level decoupling capacitor of 1 礔
to 10 礔 should be located relatively close to the AD652 on each
power supply line. Such precautions are imperative in high
resolution data acquisition applications where one expects to
exploit the full linearity and dynamic range of the AD652.
Separate digital and analog grounds are provided on the AD652.
Only the emitter of the open-collector frequency output
transistor and the clock input threshold are returned to the
digital ground. Only the 5 V reference is connected to analog
ground. The purpose of the two separate grounds is to allow
isolation between the high precision analog signals and the
digital section of the circuitry. Much noise can be tolerated on
the digital ground without affecting the accuracy of the VFC.
Such ground noise is inevitable when switching the large
currents associated with the frequency output signal.
At high full-scale frequencies, it is necessary to use a pull-up
resistor of about 500 & in order to get the rise time fast enough
to provide well-defined output pulses. This means that from a
5 V logic supply, for example, the open collector output draws
10 mA. This much current being switched causes ringing on
long ground runs due to the self-inductance of the wires. For
instance, 20-gauge wire has an inductance of about 20 nH per
inch; a current of 10 mA being switched in 50 ns at the end of
12 inches of 20-gauge wire produces a voltage spike of 50 mV.
The separate digital ground of the AD652 easily handles these
types of switching transients.
A problem remains from interference caused by radiation of
electromagnetic energy from these fast transients. Typically, a
voltage spike is produced by inductive switching transients;
these spikes can capacitively couple into other sections of the
circuit. Another problem is ringing of ground lines and power
supply lines due to the distributed capacitance and inductance
of the wires. Such ringing can also couple interference into
sensitive analog circuits. The best solution to these problems is
proper bypassing of the logic supply at the AD652 package. A
1 礔 to 10 礔 tantalum capacitor should be connected directly
to the supply side of the pull-up resistor and to the digital
ground, Pin 12. The pull-up resistor should be connected
directly to the frequency output, Pin 11. The lead lengths on the
bypass capacitor and the pull-up resistor should be as short as
possible. The capacitor supplies (or absorbs) the current
transients, and large ac signals flow in a physically small loop
through the capacitor, pull-up resistor, and frequency output
transistor. It is important that the loop be physically small for
two reasons: first, there is less inductance if the wires are short,
and second, the loop does not radiate RFI efficiently.
The digital ground (Pin 12) should be separately connected to
the power supply ground. Note that the leads to the digital
power supply are only carrying dc current. There may be a dc
ground drop due to the difference in currents returned on the
analog and digital grounds. This does not cause a problem;
these features greatly ease power distribution and ground
manage-ment in large systems. The proper technique for
grounding requires separate digital and analog ground returns
to the power supply. Also, the signal ground must be referred
directly to the analog ground (Pin 6) at the package. More
information on proper grounding and reduction of interference
can be found in Noise Reduction Techniques in Electronic
Systems, by H.W. Ort, (John Wiley, 1976).
相关PDF资料 |
PDF描述 |
|---|---|
| GMC40DRAN | CONN EDGECARD 80POS R/A .100 SLD |
| AD650JPZ | IC V-F/F-V CONV 1MHZ 20-PLCC |
| GSC40DRAH | CONN EDGECARD 80POS R/A .100 SLD |
| AD650JP | IC V-F/F-V CONV 1MHZ 20-PLCC |
| TAJB476M006RNJ | CAP TANT 47UF 6.3V 20% 1210 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD652JP-REEL | 功能描述:IC V-F CONV SYNCH MONO 5V 20PLCC RoHS:否 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR |
| AD652JP-REEL7 | 功能描述:IC V-F CONV SYNCH MONO 5V 20PLCC RoHS:否 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR |
| AD652JPZ | 功能描述:IC V-F CONV SYNCH MONO 5V 20PLCC RoHS:是 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR |
| AD652JPZ-REEL | 功能描述:IC CONV VOLT-FREQ SYNC 20PLCC RoHS:是 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR |
| AD652JPZ-REEL7 | 功能描述:IC CONV VOLT-FREQ SYNC 20PLCC RoHS:是 类别:集成电路 (IC) >> PMIC - V/F 和 F/V 转换器 系列:- 标准包装:1 系列:- 类型:频率至电压 频率 - 最大:10kHz 全量程:- 线性:±0.3% 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:Digi-Reel® 其它名称:LM2917MX-8/NOPBDKR |
发布紧急采购，3分钟左右您将得到回复。