- 您现在的位置：买卖IC网 > PDF目录373890 > AD6620 (ANALOG DEVICES INC) 65 MSPS Digital Receive Signal Processor(采样速率65MSPS的数字接收信号处理器) PDF资料下载
参数资料
| 型号： | AD6620 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 通信及网络 |
| 英文描述： | 65 MSPS Digital Receive Signal Processor(采样速率65MSPS的数字接收信号处理器) |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP80 |
| 封装： | PLASTIC, QFP-80 |
| 文件页数： | 22/43页 |
| 文件大小： | 388K |
| 代理商： | AD6620 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
AD6620
–22–
REV. 0
The gain and pass band droop of the CIC2 should be calculated
by the equations above, as well as the filter transfer equations
that follow. If these are unacceptable, they can be compensated
for in subsequent stages.
CIC2 Rejection
The table below illustrates the amount of bandwidth in percent
of the data rate into the CIC2 stage. The data in this table may
be scaled to any other allowable sample rate up to 65 MHz in
Single Channel Mode or 32.5 MHz in Diversity Channel Mode.
The table can be used as a tool to decide how to distribute the
decimation between CIC2, CIC5 and the RCF.
Table III. SSB CIC2 Alias Rejection Table (f
SAMP
= 1)
Bandwidth Shown in Percentage of f
SAMP
M
CIC2
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
–50 dB –60 dB
–70 dB
–80 dB –90 dB
–100 dB
1.79
1.508
1.217
1.006
0.853
0.739
0.651
0.581
0.525
0.478
0.439
0.406
0.378
0.353
0.331
1.007
0.858
0.696
0.577
0.49
0.425
0.374
0.334
0.302
0.275
0.253
0.234
0.217
0.203
0.19
0.566
0.486
0.395
0.328
0.279
0.242
0.213
0.19
0.172
0.157
0.144
0.133
0.124
0.116
0.109
0.318
0.274
0.223
0.186
0.158
0.137
0.121
0.108
0.097
0.089
0.082
0.075
0.07
0.066
0.061
0.179
0.155
0.126
0.105
0.089
0.077
0.068
0.061
0.055
0.05
0.046
0.043
0.04
0.037
0.035
0.101
0.087
0.071
0.059
0.05
0.044
0.038
0.034
0.031
0.028
0.026
0.024
0.022
0.021
0.02
Example Calculations
Goal: Implement a filter with an Input Sample Rate of 10 MHz
requiring 100 dB of Alias Rejection for a
±
7 kHz pass band.
Solution: First determine the percentage of the sample rate that
is represented by the pass band.
BW
kHz
MHz
FRACTION
=
×
=
100
7
10
0 07
.
%
The decimation ratio, MCIC2, is an unsigned integer that may
be between 1 and 16. This stage may be bypassed under certain
conditions by setting, M
CIC2
equal to 1. For this to happen the
processing clock rate, f
CLK
must be two or more times the input
data rate, f
SAMP
. This is because the I and Q data is processed
in parallel within the CIC2 filter, and the I and Q output data is
then multiplexed through the same data pipe before it enters the
CIC5 filter.
The frequency response of the CIC2 filter is given by the follow-
ing equations.
H( )
z
–
z
S
M
CIC
CIC
–
1
–
–
=
×
+
1
2
1
2
2
2
1
2
H( )
M
f
f
f
f
S
CIC
SAMP
SAMP
CIC
sin
sin
=
×
×
+
1
2
2
2
2
2
π
π
The scale factor, S
CIC2
is a programmable unsigned integer
between 0 and 6. This serves as an attenuator that can reduce
the gain of the CIC2 in 6 dB increments. For the best dynamic
range, S
CIC2
should be set to the smallest value possible (i.e.,
lowest attenuation) without creating an overflow condition.
This can be safely accomplished using the equation below,
where
input_level
is the largest fraction of full scale possible at
the input to this AD6620 (normally 1). The CIC2 scale factor is
not ignored when the CIC2 is bypassed.
S
ceil
M
input level
_
OL
M
input level
_
CIC
CIC
CIC
CIC
S
CIC
2
2
2
2
2
2
2
2
2
2
=
×
=
×
+
log (
)
–
REGISTER
REGISTER
1
MASKED
COUNT = 0
SYNC
MASK
SYNC_NCO
PIN
1
1
32
32
32
32
REGISTER
X4
1
0
32
32
32
32
PHASE
ACCUMULATOR
32
PHASE
OFFSET
PHASE
DITHER
NCO FREQ
AMPLITUDE
DITHER
COS
SIN
Figure 40. NCO Block Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| AD6622AS | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622PCB | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622S | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622 | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6623 | 4-Channel, 104 MSPS Digital Transmit Signal Processor TSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6620_01 | 制造商:AD 制造商全称:Analog Devices 功能描述:67 MSPS Digital Receive Signal Processor |
| AD6620AS | 制造商:Analog Devices 功能描述:Signal Processor 80-Pin PQFP 制造商:Rochester Electronics LLC 功能描述:DUAL CHANNEL DECIMATING RECEIVER - Bulk 制造商:Analog Devices 功能描述:IC SIGNAL PROCESSOR |
| AD6620AS-REEL | 制造商:Analog Devices 功能描述:Signal Processor 80-Pin PQFP T/R |
| AD6620ASZ | 功能描述:IC DGTL RCVR DUAL 67MSPS 80-PQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
| AD6620ASZ-REEL | 功能描述:IC DGTL RCVR DUAL 67MSPS 80-PQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 专用 系列:- 特色产品:NXP - I2C Interface 标准包装:1 系列:- 应用:2 通道 I²C 多路复用器 接口:I²C，SM 总线 电源电压:2.3 V ~ 5.5 V 封装/外壳:16-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:16-TSSOP 包装:剪切带 (CT) 安装类型:表面贴装 产品目录页面:825 (CN2011-ZH PDF) 其它名称:568-1854-1 |
发布紧急采购，3分钟左右您将得到回复。