- 您现在的位置：买卖IC网 > PDF目录373890 > AD6620PCB (Analog Devices, Inc.) 65 MSPS Digital Receive Signal Processor PDF资料下载
参数资料
| 型号： | AD6620PCB |
| 厂商： | Analog Devices, Inc. |
| 英文描述： | 65 MSPS Digital Receive Signal Processor |
| 中文描述： | 65 MSPS的数字接收信号处理器 |
| 文件页数： | 4/43页 |
| 文件大小： | 354K |
| 代理商： | AD6620PCB |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
–4–
REV. 0
AD6620–SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS
Test
Level
Min
AD6620AS
Typ
Parameter
Max
Units
VDD
T
AMBIENT
I
IV
3.0
–40
3.3
+25
3.6
+85
V
°
C
ELECTRICAL CHARACTERISTICS
Test
Level
Min
AD6620AS
Typ
Parameter (Conditions)
LOGIC INPUTS
1, 2, 3, 4, 5, 6, 7
(NOT 5 V TOLERANT)
Logic Compatibility
Logic “1” Voltage
Logic “0” Voltage
Logic “1” Current
Logic “0” Current
Input Capacitance
LOGIC OUTPUTS
2, 4, 7, 8, 9, 10, 11
Logic Compatibility
Logic “1” Voltage (I
OH
= 0.5 mA)
Logic “0” Voltage (I
OL
= 1.0 mA)
IDD SUPPLY CURRENT
CLK = 20 MHz
12
CLK = 65 MHz
13
Reset Mode
14
Temp
Max
Units
Full
Full
Full
Full
Full
+25
°
C
3.3 V CMOS
I
I
I
I
V
2.0
–0.3
VDD + 0.3
0.8
10
10
V
V
μ
A
μ
A
pF
1
1
4
Full
Full
Full
3.3 V CMOS/TTL
VDD – 0.2
0.2
I
I
2.4
V
V
0.4
Full
Full
Full
V
I
I
52
167
mA
mA
mA
227
1
POWER DISSIPATION
CLK = 20 MHz
12
CLK = 65 MHz
13
Reset Mode
14
Full
Full
Full
V
I
I
170
550
mW
mW
mW
750
3.3
NOTES
1
Input-Only Pins: CLK,
RESET
, IN[15:0], EXP[2:0], A/B, PAR/SEL.
2
Bidirectional Pins: SYNC_NCO, SYNC_CIC, SYNC_RCF.
3
Microinterface Input Pins:
DS
(
RD
), R/W (
WR
),
CS
.
4
Microinterface Bidirectional Pins: A[2:0], D[7:0].
5
JTAG Input Pins:
TRST
, TCK, TMS, TDI.
6
Serial Mode Input Pins: SDI, SBM, WL[1:0], AD, SDIV[3:0].
7
Serial Mode Bidirectional Pins: SCLK, SDFS.
8
Output Pins: OUT[15:0], DV
OUT
, A/B
OUT
, I/Q
OUT
.
9
Microinterface Output Pins:
DTACK
(RDY).
10
JTAG Output Pins: TDO.
11
Serial Mode Output Pins: SDO, SDFE.
12
Conditions for IDD @ 20 MHz. M
CIC2
= 2, M
CIC5
= 2, M
RCF
= 1, 4 RCF taps of alternating positive and negative full scale.
13
Conditions for IDD @ 65 MHz. M
CIC2
= 2, M
CIC5
= 2, M
RCF
= 1, 4 RCF taps of alternating positive and negative full scale.
14
Conditions for IDD in Reset (
RESET
= 0).
Specifications subject to change without notice.
相关PDF资料 |
PDF描述 |
|---|---|
| AD6620AS | 65 MSPS Digital Receive Signal Processor |
| AD6620S | 65 MSPS Digital Receive Signal Processor |
| AD6620 | 65 MSPS Digital Receive Signal Processor(采样速率65MSPS的数字接收信号处理器) |
| AD6622AS | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622PCB | Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6620S | 制造商:AD 制造商全称:Analog Devices 功能描述:65 MSPS Digital Receive Signal Processor |
| AD6620S/PCB | 制造商:Analog Devices 功能描述:DUAL CHANNEL DECIMATING RECEIV 制造商:Analog Devices 功能描述:SGNL PROCESSOR 169CSPBGA - Bulk |
| AD6622 | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
| AD6622AS | 制造商:Analog Devices 功能描述:Transmit Signal Processor 128-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:4 CHANNEL 65 MSPS DIGITAL UPCONVERTER - Bulk |
| AD6622PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:Four-Channel, 75 MSPS Digital Transmit Signal Processor TSP |
发布紧急采购，3分钟左右您将得到回复。