AD7265
Rev. A | Page 14 of 28
VDD
C1
D
VIN+
R1 C2
VDD
C1
D
VIN–
R1 C2
04674-
015
Figure 21 shows a graph of the THD vs. the analog input
frequency for various supplies while sampling at 1 MSPS. In this
case, the source impedance is 47 Ω.
04674-018
INPUT FREQUENCY (kHz)
600
0
200
100
400
300
500
THD
(dB)
–50
–60
–55
–65
–70
–75
–80
–85
–90
VDD = 3V
SINGLE-ENDED MODE
VDD = 5V
SINGLE-ENDED MODE
VDD = 3V
DIFFERENTIAL MODE
VDD = 5V
DIFFERENTIAL MODE
FSAMPLE = 1MSPS
VDD = 3V/5V
RANGE = 0 TO VREF
Figure 18. Equivalent Analog Input Circuit,
Conversion Phase—Switches Open, Track Phase—Switches Closed
When no amplifier is used to drive the analog input, the source
impedance should be limited to low values. The maximum source
impedance depends on the amount of THD that can be toler-
ated. The THD increases as the source impedance increases and
performance degrades.
Figure 21. THD vs. Analog Input Frequency for Various Supply Voltages
the analog input signal frequency for different source impedances
in single-ended mode, while
ANALOG INPUTS
analog input signal frequency for different source impedances
in differential mode.
The AD7265 has a total of 12 analog inputs. Each on-board
ADC has six analog inputs that can be configured as six single-
ended channels, three pseudo differential channels, or three
fully differential channels. These can be selected as described in
the
0
4674
-01
6
INPUT FREQUENCY (kHz)
600
0200
100
400
300
500
TH
D
(
dB
)
–50
–60
–55
–65
–70
–75
–80
–85
–90
FSAMPLE = 1MSPS
VDD = 3V
RANGE = 0V TO VREF
RSOURCE = 0
RSOURCE = 10
RSOURCE = 47
RSOURCE = 100
RSOURCE = 300
Single-Ended Mode
The AD7265 can have a total of 12 single-ended analog input
channels. In applications where the signal source has high
impedance, it is recommended to buffer the analog input before
applying it to the ADC. The analog input range can be pro-
grammed to be either 0 to V
or 0 to 2 × V
.
REF
If the analog input signal to be sampled is bipolar, the internal
reference of the ADC can be used to externally bias up this
signal to make it correctly formatted for the ADC.
Figure 22shows a typical connection diagram when operating the ADC
in single-ended mode.
Figure 19. THD vs. Analog Input Frequency for
Various Source Impedances, Single-Ended Mode
VIN
0V
+1.25V
–1.25V
DCAPA/DCAPB
VA1
VB6
R
3R
R
0V
+2.5V
0.47F
1ADDITIONAL PINS OMITTED FOR CLARITY.
04
67
4-
0
19
AD72651
04
674-
017
INPUT FREQUENCY (kHz)
600
0200
100
400
300
500
TH
D
(
dB
)
–60
–65
–70
–75
–80
–85
–90
FSAMPLE = 1MSPS
VDD = 3V
RANGE = 0V TO VREF
RSOURCE = 300
RSOURCE = 0
RSOURCE = 10
RSOURCE = 47
RSOURCE = 100
Figure 22. Single-Ended Mode Connection Diagram
Figure 20. THD vs. Analog Input Frequency for
Various Source Impedances, Differential Mode